Paper
25 October 1988 Architecture Of A Programmable Real-Time Processor For Digital Video Signals Adapted To Motion Estimation Algorithms
Thomas Wehberg, Hans Volkers
Author Affiliations +
Proceedings Volume 1001, Visual Communications and Image Processing '88: Third in a Series; (1988) https://doi.org/10.1117/12.969042
Event: Visual Communications and Image Processing III, 1988, Cambridge, MA, United States
Abstract
Real-time processing of digital pictures from a video sequence requires several 100 Mega operations per second (MOPS) at the picture element (pel) level and a correspondingly high data rate for the transport of pels to the processing unit. A real-time video processor (RTVP) can achieve the necessary processing speed and data rate by employing an adapted architecture. By analyzing distinct algorithms from the picture coding area with special consideration of motion estimation (ME) methods, features of the algorithms have been extracted that impose requirements on the RTVP-architecture. In order to achieve the required throughput, an architecture utilizing parallel and pipelined processing and a restriction of the programmability to a set of algorithms has been derived by adapting to the algorithm requirements. This contribution focusses on the algorithm analysis and on the resulting architectural con-cepts. Some detail on an implementation of the RTVP-architecture being designed in standardcell CMOS technology is also presented.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Thomas Wehberg and Hans Volkers "Architecture Of A Programmable Real-Time Processor For Digital Video Signals Adapted To Motion Estimation Algorithms", Proc. SPIE 1001, Visual Communications and Image Processing '88: Third in a Series, (25 October 1988); https://doi.org/10.1117/12.969042
Lens.org Logo
CITATIONS
Cited by 11 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Video processing

Signal processing

Video

Process control

Very large scale integration

Visual communications

RELATED CONTENT

A Low-Bit-Rate Video Codec Using Block-List-Transform
Proceedings of SPIE (November 01 1989)
A Double Precision High Speed Convolution Processor
Proceedings of SPIE (November 01 1989)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
NTSC-CIF Mutual Conversion Processor
Proceedings of SPIE (November 01 1989)

Back to Top