In-line defect to final test bitmap correlations: a Bayesian approach

Mark A. Spinelli; K. Preston White

doi:10.1117/12.425272

23 April 2001 In-line defect to final test bitmap correlations: a Bayesian approach

Mark A. Spinelli, K. Preston White

Proceedings Volume 4406, In-Line Characterization, Yield, Reliability, and Failure Analysis in Microelectronic Manufacturing II; (2001) https://doi.org/10.1117/12.425272
Event: Microelectronic and MEMS Technologies, 2001, Edinburgh, United Kingdom

Abstract

Physical failure analysis on inspected and bitmapped wafers prove a compelling way to pareto defect sources on memory products. Failure analysis also indicates the relationship between the electrical signature (row, column etc.) and the physical layer (gate, metal-0, etc.) Failure analysis very rarely, however, shows a one-to-one relationship between defects and electrical signatures. Electrical signatures can correspond to different defect sources: a double-bit failure might indicate either a blocked common-source contact or cell- to-cell leakage. Likewise, foreign material at the gate level might cause a cross failure if shorted to a contact, or a row failure if shorted to another gate. Yield engineers have developed algorithms to quantify the relationship between inline defects and electrical signatures; commercially available semiconductor-specific software can do the same. Although varying in their capability, these tools answer following questions: given that a die has a particular electrical signature, what is the most likely source of the defect? And given that a die has a defect at a certain level, what electrical signature will this most likely cause? Bayes' theorem can provide an answer to both. We apply Bayes' theorem to show the relationship between a sample of physical defects and electrical signatures on a DRAM product.

Citation Download Citation

Mark A. Spinelli and K. Preston White "In-line defect to final test bitmap correlations: a Bayesian approach", Proc. SPIE 4406, In-Line Characterization, Yield, Reliability, and Failure Analysis in Microelectronic Manufacturing II, (23 April 2001); https://doi.org/10.1117/12.425272

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available