Paper
20 September 2001 Design and simulation of reusable IP for image convolution algorithm
Jiannong N. Tong, Xuecheng Zou, Xubang Shen
Author Affiliations +
Proceedings Volume 4552, Image Matching and Analysis; (2001) https://doi.org/10.1117/12.441504
Event: Multispectral Image Processing and Pattern Recognition, 2001, Wuhan, China
Abstract
This paper proposes an IP hierarchy based on 3 X 3 convolution template to construct large-scale image convolution architecture, such as 6 X 6, 9 X 9 or more. It's an aid to speed up the designing for image- processing hardware system. The key hierarchies of 3 X 3 image convolution consist of parallel convolutions and pipelined multipliers. The hierarchies are designed for top- model with structural VHDL and all sub-models with RTL VHDL. The system is divided into some models and connected all after synthesized independently. Cadence and Synopsys are utilized for VHDL simulation and for synthesis respectively in order to obtain the preferable effects.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jiannong N. Tong, Xuecheng Zou, and Xubang Shen "Design and simulation of reusable IP for image convolution algorithm", Proc. SPIE 4552, Image Matching and Analysis, (20 September 2001); https://doi.org/10.1117/12.441504
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Convolution

Computer simulations

Image analysis

Image processing

Back to Top