

PROCEEDINGS OF SPIE

DTCO and Computational Patterning III

Neal V. Lafferty
Editor

26–29 February 2024
San Jose, California, United States

Sponsored and Published by
SPIE

Volume 12954

Proceedings of SPIE 0277-786X, V. 12954

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

DTCO and Computational Patterning III, edited by Neal V. Lafferty, Proc. of SPIE
Vol. 12954, 1295401 · © 2024 SPIE · 0277-786X · doi: 10.1117/12.3031866

Proc. of SPIE Vol. 12954 1295401-1

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:

Author(s), "Title of Paper," in *DTCO and Computational Patterning III*, edited by Neal V. Lafferty, Proc. of SPIE 12954, Seven-digit Article CID Number (DD/MM/YYYY); (DOI URL).

ISSN: 0277-786X

ISSN: 1996-756X (electronic)

ISBN: 9781510672147

ISBN: 9781510672154 (electronic)

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA

Telephone +1 360 676 3290 (Pacific Time)

SPIE.org

Copyright © 2024 Society of Photo-Optical Instrumentation Engineers (SPIE).

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of fees. To obtain permission to use and share articles in this volume, visit Copyright Clearance Center at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher.

Printed in the United States of America by Curran Associates, Inc., under license from SPIE.

Publication of record for individual papers is online in the SPIE Digital Library.

**SPIE. DIGITAL
LIBRARY**

SPIDigitalLibrary.org

Paper Numbering: A unique citation identifier (CID) number is assigned to each article in the Proceedings of SPIE at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a seven-digit CID article numbering system structured as follows:

- The first five digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

vii *Conference Committee*

DTCO AND STCO I

- 12954 02 **The effect of metal gate recess profile on FinFET performance** [12954-1]
- 12954 03 **Transistor profiling for quantitative evaluation of variability in transistor characteristics due to layout dependent effects (LDEs)** [12954-2]
- 12954 04 **Study of EUV stochastic defect on wafer yield** [12954-4]
- 12954 05 **Manufacturing-friendly curvilinear standard cell design** [12954-5]
- 12954 06 **In-design DFM pattern optimization with ML models for dynamic fixing guidance selection and implementation** [12954-60]

DTCO AND STCO II

- 12954 09 **High-density standard cell libraries with backside power options in A14 nanosheet node** [12954-8]
- 12954 0A **Advanced device extraction and LVS (layout vs. schematic) with pattern matching applications** [12954-9]
- 12954 0B **Application-driven optimizations of metal stack and PDN (power delivery network) using machine learning framework** [12954-10]
- 12954 0C **A transistor sizing method for standard-cell optimization considering lithography effects** [12954-11]

3DIC, HETEROGENEOUS INTEGRATION

- 12954 0D **Advanced wafer engineering for minimizing overlay: tailoring and reducing wafer stress and distortion** [12954-12]
- 12954 0E **Investigation of die-cost scaling scenarios in future technologies** [12954-13]

MACHINE LEARNING I

- 12954 OF **An artificial intelligence machine learning (AI/ML) approach with cross-technology node learning for multi-layer process defect predictions (Invited Paper)** [12954-14]
- 12954 OG **A fast and accurate PEB simulation through recurrent neural network** [12954-15]
- 12954 OH **Synthesizing ILT MB-SRAF using machine learning** [12954-17]

COMPUTATIONAL PATTERNING I

- 12954 OI **Pre-training CNN for fast EUV lithography simulation including M3D effects** [12954-18]
- 12954 OJ **Open-source differentiable lithography imaging framework** [12954-19]
- 12954 OK **A novel flow of full-chip OPC model calibration and verification by utilizing SEM image contours** [12954-20]
- 12954 OL **Improving OPC model accuracy of dry resist for low k1 EUV patterning** [12954-21]
- 12954 OM **Inverse lithography mask design of displacement Talbot lithography enabled by optimization method** [12954-22]
- 12954 ON **High accuracy OPC electromagnetic full-chip modeling for curvilinear mask OPC and ILT** [12954-23]
- 12954 OO **Cloud flight plan for post-tapeout flow jobs** [12954-24]

COMPUTATIONAL PATTERNING AND MACHINE LEARNING

- 12954 OQ **Enhancing lithography printability through deep generative models for layout re-targeting** [12954-25]
- 12954 OR **A machine learning approach towards SKILL code autocompletion** [12954-26]
- 12954 OS **Advances in full-chip three-dimensional resist modeling for low k1 EUV and DUV lithography** [12954-27]
- 12954 OT **Affordable optical proximity correction runtime for EUV curvilinear mask tape-out flow** [12954-28]

COMPUTATIONAL PATTERNING II

- 12954 0V **Full-field correction for stitched double exposure high-NA EUVL processes (Invited Paper)**
[12954-29]
- 12954 0X **Source mask optimization (SMO) study for high-NA EUV lithography to achieve single
patterning on random logic metal** [12954-31]
- 12954 0Y **A deep learning workflow to generate free-form masks for grayscale lithography** [12954-32]
- 12954 0Z **NIL solutions using computational lithography for semiconductor device manufacturing**
[12954-33]

DFM AND DFY

- 12954 10 **Pattern-based in-design fixing for improving design for manufacturability (DFM) rule
compliance** [12954-34]
- 12954 11 **A new era DFM solution for yield enhancement using machine learning (ML)** [12954-35]
- 12954 12 **Digital twin technology introduction to increase yield of processes** [12954-36]

CURVILINEAR MASK DATA FOR COMPUTATIONAL PATTERNING

- 12954 14 **Simulating use of displacement Talbot lithography for high volume AR waveguide
manufacturing (Invited Paper)** [12954-38]
- 12954 16 **Why the mask world is moving to curvilinear (Invited Paper)** [12954-40]
- 12954 17 **Fast full chip curvilinear MRC for advanced manufacturing nodes** [12954-41]
- 12954 18 **Model-based OPC using the MEEF matrix III** [12954-42]

POSTER SESSION

- 12954 19 **Advanced regression OPC model setup** [12954-43]
- 12954 1A **Identification of key aberrations that affect pattern imaging in EUVL** [12954-44]
- 12954 1B **Using pattern analysis to improve process window qualification cycle time** [12954-45]

- 12954 1C **Test pattern generation by conditional generative model labeled by image parameters**
[12954-47]
- 12954 1D **Improving line edge roughness using virtual fabrication** [12954-48]
- 12954 1E **Tackling data inconsistency and runtime issues in inverse lithography technology (ILT) with comparative convergence study** [12954-202]
- 12954 1F **Prediction of etch bias using random forest model** [12954-16]

DIGITAL POSTER SESSION

- 12954 1G **A study of bitline contact process variation on DRAM performance and DVC/BVC failures using virtual fabrication** [12954-3]
- 12954 1H **Using machine learning method to improve design sampling efficiency for fab applications**
[12954-46]

Conference Committee

Symposium Chair

Qinghuang Lin, Linktech, Inc. (United States)

Symposium Co-chair

John C. Robinson, KLA Corporation (United States)

Conference Chair

Neal V. Lafferty, Siemens EDA (United States)

Conference Co-chair

Harsha Grunes, Intel Corporation (United States)

Conference Program Committee

Jason P. Cain, Advanced Micro Devices, Inc. (United States)

Luigi Capodieci, Motivo, Inc. (United States)

Lifu Chang, MOSIS Integrated Circuit Fabrication Service
(United States)

Dan J. Dechene, IBM Thomas J. Watson Research Center
(United States)

David M. Fried, Lam Research Corporation (United States)

Yuri Granik, Siemens EDA (United States)

Srividya Jayaram, Siemens EDA (United States)

Seongtae Jeong, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)

Ryoung-Han Kim, imec (Belgium)

Sachiko Kobayashi, KIOXIA Corporation (Japan)

Kafai Lai, The University of Hong Kong (Hong Kong, China)

Ya-Chieh Lai, Cadence Design Systems, Inc. (United States)

Lars W. Liebmann, Intel Corporation (United States)

Kevin Lucas, Synopsys, Inc. (United States)

Lawrence S. Melvin III, Synopsys, Inc. (United States)

Shigeki Nojima, KIOXIA Corporation (Japan)

David Z. Pan, The University of Texas at Austin (United States)

Piyush Pathak, Cadence Design Systems, Inc. (United States)

Michael L. Rieger, Consultant (United States)
Vivek K. Singh, NVIDIA Corporation (United States)
Chun-Ming Wang, Western Digital Corporation (United States)
Lynn T. Wang, GlobalFoundries (United States)
Yayi Wei, Institute of Microelectronics, Chinese Academy of Sciences
(China)
Chi-Min Yuan, NXP Semiconductors (United States)