SPIEDL Logo

You are not logged in Logged Out Log In

Smart Altera firmware for DSP with FPGAs

Proc. SPIE 6576, 65760T (2007); http://dx.doi.org/10.1117/12.719017

Tuesday 10 April 2007
Orlando, FL, USA
Independent Component Analyses, Wavelets, Unsupervised Nano-Biomimetic Sensors, and Neural Networks V
Harold H. Szu, Jack Agee
  • Abstract
Uwe Meyer-Baese, A. Meyer-Baese, and R. Perry

Florida State Univ.

A. Vera and M. Pattichis

Univ. of New Mexico

Design of current DSP applications using state-of-the art multi-million gates devices requires a broad foundation of engineering skills ranging from knowledge of hardware-efficient DSP algorithms to CAD design tools. The requirement of short time-to-market, however, requires to replace the traditional HDL based designs by a MatLab/Simulink-based design flow. This not only allows the over 1 million MatLab users to design with FPGAs but also to by-pass the hardware design engineer and leads therefore to shorter development time. We have evaluated the Altera/Simulink tool flow used for a University design environment and present design experience of a semester course at FAMU-FSU College of Engineering. We discuss the required background knowledge, key target smart firmware for FPGAs and possible advanced designs, e.g. FFT and multirate filter banks and wavelets designed by students with only basic logic experience.

© 2007 COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.

History
Online Apr 09, 2007
Citation
Uwe Meyer-Baese, A. Vera, A. Meyer-Baese, M. Pattichis and R. Perry, "Smart Altera firmware for DSP with FPGAs", Proc. SPIE 6576, 65760T (2007); http://dx.doi.org/10.1117/12.719017

DOWNLOAD ARTICLE

LOG IN or SELECT A PURCHASE OPTION:

RELATED CONTENT

More Like This Article


Close

close