Wafer hot spot identification through advanced photomask characterization techniques: part 2

Yohan Choi; Michael Green; Young Cho; Young Ham; Howard Lin; Andy Lan; Richer Yang; Mike Lung

doi:10.1117/12.2257676

28 March 2017 Wafer hot spot identification through advanced photomask characterization techniques: part 2

Yohan Choi, Michael Green, Young Cho, Young Ham, Howard Lin, Andy Lan, Richer Yang, Mike Lung

Proceedings Volume 10148, Design-Process-Technology Co-optimization for Manufacturability XI; 101480L (2017) https://doi.org/10.1117/12.2257676
Event: SPIE Advanced Lithography, 2017, San Jose, California, United States

Abstract

Historically, 1D metrics such as Mean to Target (MTT) and CD Uniformity (CDU) have been adequate for mask end users to evaluate and predict the mask impact on the wafer process. However, the wafer lithographer’s process margin is shrinking at advanced nodes to a point that classical mask CD metrics are no longer adequate to gauge the mask contribution to wafer process error. For example, wafer CDU error at advanced nodes is impacted by mask factors such as 3-dimensional (3D) effects and mask pattern fidelity on sub-resolution assist features (SRAFs) used in Optical Proximity Correction (OPC) models of ever-increasing complexity. To overcome the limitation of 1D metrics, there are numerous on-going industry efforts to better define wafer-predictive metrics through both standard mask metrology and aerial CD methods. Even with these improvements, the industry continues to struggle to define useful correlative metrics that link the mask to final device performance. In part 1 of this work, we utilized advanced mask pattern characterization techniques to extract potential hot spots on the mask and link them, theoretically, to issues with final wafer performance. In this paper, part 2, we complete the work by verifying these techniques at wafer level. The test vehicle (TV) that was used for hot spot detection on the mask in part 1 will be used to expose wafers. The results will be used to verify the mask-level predictions. Finally, wafer performance with predicted and verified mask/wafer condition will be shown as the result of advanced mask characterization. The goal is to maximize mask end user yield through mask-wafer technology harmonization. This harmonization will provide the necessary feedback to determine optimum design, mask specifications, and mask-making conditions for optimal wafer process margin.

Conference Presentation

Citation Download Citation

Yohan Choi, Michael Green, Young Cho, Young Ham, Howard Lin, Andy Lan, Richer Yang, and Mike Lung "Wafer hot spot identification through advanced photomask characterization techniques: part 2", Proc. SPIE 10148, Design-Process-Technology Co-optimization for Manufacturability XI, 101480L (28 March 2017); https://doi.org/10.1117/12.2257676

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available