Information processing via photonic routing: residue number system arithmetic and reconfigurable graph processors (Conference Presentation)

Volker J. Sorger; Jiaxin Peng; Shuai Sun; Jonathan George; Yousra Alkabani; Tarek El-Ghazawi

doi:10.1117/12.2509887

4 March 2019 Information processing via photonic routing: residue number system arithmetic and reconfigurable graph processors (Conference Presentation)

Volker J. Sorger, Jiaxin Peng, Shuai Sun, Jonathan George, Yousra Alkabani, Tarek El-Ghazawi

Author Affiliations +

Proceedings Volume 10924, Optical Interconnects XIX; 109240G (2019) https://doi.org/10.1117/12.2509887
Event: SPIE OPTO, 2019, San Francisco, California, United States

Abstract

The performance shortcomings of multipurpose compute engines have stirred recent excitement in specialized processors, preempted by GPUs. Simultaneously, computational complexity theory NP 'hard' problems scaling as O(n^k) require new hardware solutions. This presents an opportunity for photonic information processors (PIP) building on photonic integration through recent foundry developments. The value proposition for PIPs exist via optical parallelism, small capacitive charging of OE devices, 10's of ps short propagation delays, a natural convolution via optical interference, and an O(n)-scaling Fourier transform. Based on a recently developed photonic NxN router, here we present two photonic processors; a) the residual arithmetic nanophotonic computer (RANC), and b) a reconfigurable graph processor, the latter being a computing-in-switching (CIS) paradigm. PIPs operate with time-of-flight, once the processor is configured (e.g. setting phase), which is on the order of 10-100 ps given the mm-scale photonic integration footprints. This high bandwidth, however challenges the electronic-optic I/O bottleneck. To address this, we further discuss an optical front-end DAC with <100 ps delay enabled by a 2x2 electro-optic switch.

Conference Presentation

Citation Download Citation

Volker J. Sorger, Jiaxin Peng, Shuai Sun, Jonathan George, Yousra Alkabani, and Tarek El-Ghazawi "Information processing via photonic routing: residue number system arithmetic and reconfigurable graph processors (Conference Presentation)", Proc. SPIE 10924, Optical Interconnects XIX, 109240G (4 March 2019); https://doi.org/10.1117/12.2509887

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available