Presentation + Paper
20 September 2020 Heterogeneous neuromorphic processor based on RISC-V architecture for real-time robotics tasks
Author Affiliations +
Abstract
The article discusses a heterogeneous processor based on an open source 64-bit core of the RISC-V architecture, combined with a reconfigurable neural network accelerator. The features of the implementation of a binary matrix neural network on FPGA and its combination with the RISC-V RV64GC core in tasks of cognitive robotics and industrial production are investigated in order to increase safety in the interaction of a robot and a person.
Conference Presentation
© (2020) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
A. Zelensky, A. Alepko, V. Dubovskov, and V. Kuptsov "Heterogeneous neuromorphic processor based on RISC-V architecture for real-time robotics tasks", Proc. SPIE 11543, Artificial Intelligence and Machine Learning in Defense Applications II, 115430L (20 September 2020); https://doi.org/10.1117/12.2574470
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Robotics

Computing systems

Field programmable gate arrays

Robots

Integration

Neural networks

System on a chip

RELATED CONTENT

Object recognition system using sonar
Proceedings of SPIE (October 16 2000)
Safety issues of manipulator systems under computer control
Proceedings of SPIE (November 01 1992)
Learning tree: a new concept in learning
Proceedings of SPIE (September 01 1993)
SIERA: A Multiprocessor System For Robotics
Proceedings of SPIE (March 27 1987)

Back to Top