PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
This work intend to provide an overview of some implementation aspects of Design of Testability through Level Sensitive Scan Design (LSSD) Techniques in two different IC designs developed by the IC Design Group at IBM Brasil Hardware Technology Center. Aspects include LSSD Design Methodology, test pin overhead, logic overhead, fault coverage, and test generation effort.
Celso F. V. Brites andAugusto C. F. Morais
"Two case studies for Level Sensitive Scan Design methodology", Proc. SPIE 1405, 5th Congress of the Brazilian Society of Microelectronics, (1 November 1990); https://doi.org/10.1117/12.26309
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Celso F. V. Brites, Augusto C. F. Morais, "Two case studies for Level Sensitive Scan Design methodology," Proc. SPIE 1405, 5th Congress of the Brazilian Society of Microelectronics, (1 November 1990); https://doi.org/10.1117/12.26309