Paper
21 August 1996 Parallel architecture dedicated to image component labeling in O(n Log n): FPGA implementation
Eril Mozef, Serge Weber, Jamal Jaber, Gerard Prieur
Author Affiliations +
Proceedings Volume 2784, Vision Systems: Sensors, Sensor Systems, and Components; (1996) https://doi.org/10.1117/12.248522
Event: Lasers, Optics, and Vision for Productivity in Manufacturing I, 1996, Besancon, France
Abstract
Connected component labelling is sa fundamental task in intermediate level vision. Current research points to parallel architecture as an excellent solution in response to this problem. In order to exploit a global approach while optimizing the electronic structure and minimizing data propagation, a parallel architecture dedicated to image component labeling is envisages. For an n by n image, the optimized architecture merely requires n/2-1 PE's and n2/4 CAM (content addressable memory) modules through a 4 pixels grouping technique. The global communication is reconfigurable and ensured in O(log n) units of propagation time by a tree structure of switches. Moreover, a PE permits sequential processing in its memories array, perfectly adapted to labeling from any interlaced-mode video signal. In this mode, the architecture permits labeling in one scan image while simultaneously loading the image. The proposed algorithm, based on a divide-and-conquer technique, leads to a complexity of O(n log n) with a small constant multiplicative factor. We discuss the simulation results, the possibility of FPGA implementation and of development of this architecture.
© (1996) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Eril Mozef, Serge Weber, Jamal Jaber, and Gerard Prieur "Parallel architecture dedicated to image component labeling in O(n Log n): FPGA implementation", Proc. SPIE 2784, Vision Systems: Sensors, Sensor Systems, and Components, (21 August 1996); https://doi.org/10.1117/12.248522
Lens.org Logo
CITATIONS
Cited by 6 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Content addressable memory

Lithium

Switches

Field programmable gate arrays

Binary data

Clocks

Multiplexing

Back to Top