Paper
7 September 1998 Making the most of 15kλ2 silicon area for a digital retina PE
Fabrice Paillet, Damien S. Mercier, Thierry M. Bernard
Author Affiliations +
Proceedings Volume 3410, Advanced Focal Plane Arrays and Electronic Cameras II; (1998) https://doi.org/10.1117/12.324004
Event: SYBEN-Broadband European Networks and Electronic Image Capture and Publishing, 1998, Zurich, Switzerland
Abstract
Lodging a digital processing element (PE) in each pixel of a focal plane array is the challenge to be taken up to get programmable artificial retinas (PAR) that can be used in a large variety of applications. Using semi-static memory and communication structures together with charge sharing based computing circuitry, we elaborate a PE architecture of which the computational power versus area ratio improves over all previously known attempts. A key feature is the ability of neighbor PEs to be gathered into clusters allowing to get virtual memory through multigranularity computation. A 128 X 128 PAR, called PVLSAR 2.2, has been fabricated accordingly with 5 binary registers per PE. Each PE fits within a 15k(lambda) 2 silicon area$LR.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Fabrice Paillet, Damien S. Mercier, and Thierry M. Bernard "Making the most of 15kλ2 silicon area for a digital retina PE", Proc. SPIE 3410, Advanced Focal Plane Arrays and Electronic Cameras II, (7 September 1998); https://doi.org/10.1117/12.324004
Lens.org Logo
CITATIONS
Cited by 16 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Transistors

Binary data

Image processing

Analog electronics

Retina

Silicon

Data storage

RELATED CONTENT

Simulation of the visual system and VLSI realization
Proceedings of SPIE (December 31 1996)
Orientation-Selective VLSI Retina
Proceedings of SPIE (October 25 1988)
Polymer OLED microdisplay technology: pixel design in context
Proceedings of SPIE (December 05 2006)

Back to Top