Paper
3 September 2009 On the design of a radix-10 online floating-point multiplier
Author Affiliations +
Abstract
This paper describes an approach to design and implement a radix-10 online floating-point multiplier. An online approach is considered because it offers computational flexibility not available with conventional arithmetic. The design was coded in VHDL and compiled, synthesized, and mapped onto a Virtex 5 FPGA to measure cost in terms of LUTs (look-up-tables) as well as the cycle time and total latency. The routing delay which was not optimized is the major component in the cycle time. For a rough estimate of the cost/latency characteristics, our design was compared to a standard radix-2 floating-point multiplier of equivalent precision. The results demonstrate that even an unoptimized radix-10 online design is an attractive implementation alternative for FPGA floating-point multiplication.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert D. McIlhenny and Milos D. Ercegovac "On the design of a radix-10 online floating-point multiplier", Proc. SPIE 7444, Mathematics for Signal and Information Processing, 74440P (3 September 2009); https://doi.org/10.1117/12.826754
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Binary data

Computer programming

Field programmable gate arrays

Logic

Time division multiplexing

Error analysis

Data processing

RELATED CONTENT

A CABAC codec of H.264AVC with secure arithmetic coding
Proceedings of SPIE (February 19 2013)
Sublinear approximation of signals
Proceedings of SPIE (May 04 2006)
Reconfigurable hardware accelerator for embedded DSP
Proceedings of SPIE (October 21 1996)
Parallel Prefix And Data Association
Proceedings of SPIE (September 05 1989)

Back to Top