A CMOS high speed imaging system design based on FPGA

Hong Tang; Huawei Wang; Jianzhong Cao; Mingrui Qiao

doi:10.1117/12.2199529

8 October 2015 A CMOS high speed imaging system design based on FPGA

Hong Tang, Huawei Wang, Jianzhong Cao, Mingrui Qiao

Proceedings Volume 9675, AOPC 2015: Image Processing and Analysis; 96751O (2015) https://doi.org/10.1117/12.2199529
Event: Applied Optics and Photonics China (AOPC2015), 2015, Beijing, China

Abstract

CMOS sensors have more advantages than traditional CCD sensors. The imaging system based on CMOS has become a hot spot in research and development. In order to achieve the real-time data acquisition and high-speed transmission, we design a high-speed CMOS imaging system on account of FPGA. The core control chip of this system is XC6SL75T and we take advantages of CameraLink interface and AM41V4 CMOS image sensors to transmit and acquire image data. AM41V4 is a 4 Megapixel High speed 500 frames per second CMOS image sensor with global shutter and 4/3” optical format. The sensor uses column parallel A/D converters to digitize the images. The CameraLink interface adopts DS90CR287 and it can convert 28 bits of LVCMOS/LVTTL data into four LVDS data stream. The reflected light of objects is photographed by the CMOS detectors. CMOS sensors convert the light to electronic signals and then send them to FPGA. FPGA processes data it received and transmits them to upper computer which has acquisition cards through CameraLink interface configured as full models. Then PC will store, visualize and process images later. The structure and principle of the system are both explained in this paper and this paper introduces the hardware and software design of the system. FPGA introduces the driven clock of CMOS. The data in CMOS is converted to LVDS signals and then transmitted to the data acquisition cards. After simulation, the paper presents a row transfer timing sequence of CMOS. The system realized real-time image acquisition and external controls.

Citation Download Citation

Hong Tang, Huawei Wang, Jianzhong Cao, and Mingrui Qiao "A CMOS high speed imaging system design based on FPGA", Proc. SPIE 9675, AOPC 2015: Image Processing and Analysis, 96751O (8 October 2015); https://doi.org/10.1117/12.2199529

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available