PROCEEDINGS OF SPIE

Design-Process-Technology Co-optimization for Manufacturability X

Luigi Capodieci
Jason P. Cain
Editors

24–25 February 2016
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
Hitachi High Technologies America, Inc. (United States)

Published by
SPIE

Volume 9781

Proceedings of SPIE 0277-786X, V. 9781

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

Design-Process-Technology Co-optimization for Manufacturability X, edited by
Luigi Capodieci and Jason P. Cain, Proc. of SPIE Vol. 9781, 978101 © 2016 SPIE
CCC code: 0277-786X/16/$18 · doi: 10.1117/12.2239765

The papers in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. Additional papers and presentation recordings may be available online in the SPIE Digital Library at SPIEDigitalLibrary.org.

The papers reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from these proceedings:
Author(s), "Title of Paper," in *Design-Process-Technology Co-optimization for Manufacturability X*, edited by Luigi Capodieci, Jason P. Cain, Proceedings of SPIE Vol. 9781 (SPIE, Bellingham, WA, 2016) Six-digit Article CID Number.

ISSN: 0277-786X
ISSN: 1996-756X (electronic)
ISBN: 9781510600164

Published by
SPIE
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445
SPIE.org

Copyright © 2016, Society of Photo-Optical Instrumentation Engineers.

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is $18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/16/$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIE. DIGITAL LIBRARY
SPIEDigitalLibrary.org

Paper Numbering: *Proceedings of SPIE* follow an e-First publication model. A unique citation identifier (CID) number is assigned to each article at the time of publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online and print versions of the publication. SPIE uses a six-digit CID article numbering system structured as follows:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B … 0Z, followed by 10-1Z, 20-2Z, etc. The CID Number appears on each page of the manuscript.

Contents

vii *Authors*
xi *Conference Committee*

SESSION 1 **LAYOUT OPTIMIZATION AND DESIGN RESTRICTIONS**

9781 02 **Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs (Invited Paper)** [9781-1]

9781 03 **Structural design, layout analysis and routing strategy for constructing IC standard cells using emerging 3D vertical MOSFETs** [9781-2]

9781 04 **Directed self-assembly aware restricted design rule and its impact on design ability** [9781-3]

9781 05 **Integrated routing and fill for self-aligned double patterning (SADP) using grid-based design** [9781-4]

9781 06 **Integrated layout based Monte-Carlo simulation for design arc optimization** [9781-5]

9781 07 **Impact of EUV patterning scenario on different design styles and their ground rules for 7nm/5nm node BEOL layers** [9781-6]

SESSION 2 **LAYOUT ANALYTICS**

9781 08 **Methodology for analyzing and quantifying design style changes and complexity using topological patterns (Invited Paper)** [9781-7]

9781 09 **Methodology to extract, data mine and score geometric constructs from physical design layouts for analysis and applications in semiconductor manufacturing** [9781-8]

9781 0A **Using pattern enumeration to accelerate process development and ramp yield** [9781-9]

9781 0B **Optimization of self-aligned double patterning (SADP)-compliant layout designs using pattern matching for 10nm technology nodes and beyond** [9781-10]

SESSION 3 **DESIGN AND LITHO OPTIMIZATION: JOINT SESSION WITH CONFERENCES 9780 AND 9781**

9781 0C **Hybrid hotspot detection using regression model and lithography simulation** [9781-12]

SESSION 4 CIRCUIT MODELING

9781 0D **Variability-aware compact modeling and statistical circuit validation on SRAM test array** [9781-13]

9781 0E **Impacts of process variability of alternating-material self-aligned multiple patterning on SRAM circuit performance** [9781-14]

9781 0F **Modeling interconnect corners under double patterning misalignment** [9781-15]

9781 0G **Model-based CMP aware RC extraction of interconnects in 16nm designs** [9781-16]

SESSION 5 HOTSPOT DETECTION AND REMOVAL

9781 0H **Automatic layout feature extraction for lithography hotspot detection based on deep neural network (Invited Paper)** [9781-17]

9781 0I **Pattern-based DTCO flow for early estimation of lithographic difficulty using optical image processing** [9781-18]

9781 0J **A random approach of test macro generation for early detection of hotspots** [9781-19]

9781 0K **Hotspot detection and removal flow using multi-level silicon-calibrated CMP models** [9781-20]

9781 0L **Migrating from older to newer technology nodes and discovering the process weak-points** [9781-21]

SESSION 6 MULTIPLE PATTERNING AND DIRECTED SELF-ASSEMBLY

9781 0M **Triple/quadruple patterning layout decomposition via novel linear programming and iterative rounding** [9781-22]

9781 0N **Design strategy for integrating DSA via patterning in sub-7 nm interconnects** [9781-23]

9781 0O **Enablement of DSA for VIA layer with a metal SIT process flow** [9781-24]

9781 0P **Layout decomposition and synthesis for a modular technology to solve the edge-placement challenges by combining selective etching, direct stitching, and alternating-material self-aligned multiple patterning processes** [9781-25]

9781 0Q **Metal stack optimization for low-power and high-density for N7-N5** [9781-45]

SESSION 7 DESIGN INTERACTION WITH METROLOGY: JOINT SESSION WITH CONFERENCES 9778 AND 9781

9781 0R **The new analysis method of PWQ in the DRAM pattern** [9781-27]

SESSION 8 PROCESS AND YIELD MODELING

9781 0S **Verification and application of multi-source focus quantification** [9781-28]

9781 0T **A comparative study on the yield performance of via landing and direct stitching processes for 2D pattern connection** [9781-29]

9781 0U **Estimate design sensitivity to process variation for the 14nm node** [9781-30]

INTERACTIVE POSTER SESSION

9781 0V **Interlayer design verification methodology using contour image** [9781-26]

9781 0W **Design space exploration for early identification of yield limiting patterns** [9781-31]

9781 0X **Design technology co-optimization for 14/10nm metal1 double patterning layer** [9781-32]

9781 0Y **An integrated design-to-manufacturing flow for SADP** [9781-33]

9781 0Z **Using pattern analysis methods to do fast detection of manufacturing pattern failures** [9781-34]

9781 10 **Electron-beam lithography with character projection exposure for throughput enhancement with line-edge quality optimization** [9781-35]

9781 11 **Rapid recipe formulation for plasma etching of new materials** [9781-36]

9781 12 **Expanding the printable design space for lithography processes utilizing a cut mask** [9781-37]

9781 13 **Characterization of shallow trench isolation CMP process and its application** [9781-38]

9781 14 **Advanced DFM application for automated bit-line pattern dummy** [9781-39]

9781 15 **Wafer hotspot prevention using etch aware OPC correction** [9781-40]

9781 16 **Building block style recipes for productivity improvement in OPC, RET and ILT flows** [9781-41]

9781 17 **Hybrid pattern matching based SRAF placement** [9781-42]

9781 18 **LELE CD bias offset monitor through OVL measurement** [9781-43]

Authors

Numbers in the index correspond to the last two digits of the six-digit citation identifier (CID) article numbering system used in Proceedings of SPIE. The first four digits reflect the volume number. Base 36 numbering is employed for the last two digits and indicates the order of articles within the volume. Numbers start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B...0Z, followed by 10-1Z, 20-2Z, etc.

Ali, Hussein, 0W
Al-Imam, Mohamed, 0J
Amir, Nuriel, 18
Asada, Kunihiro, 10
Asthana, Abhishek, 12
Baert, R., 0Q
Bahr, Mohamed, 14
Baldick, Ross, 0M
Ban, Yongchan, 0G
Batarseh, Fadi, 09
Bekaert, Joost, 0N
Bonnecaze, Roger T., 11
Bravo, Jaime, 09, 0K
Cain, Jason P., 08, 0I
Capodieci, Luigi, 0B
Cecil, Tom, 16
Chang, Jinman, 0R
Chee, Jansen, 0K
Chen, Alek C., 07
Chen, Ao, 15
Chen, Howard, 18
Chen, Kuang-Han, 0G, 0K, 13
Chen, Xiaohui, 16
Chen, Yijian, 03, 0E, 0P, 0T
Chen, Ying, 0X
Chen, Yulu, 04
Cheng, Qi, 0E
Chiou, Tsann-Bim, 07
Chiu, Yang-Chih, 13
Choi, Bumjin, 0R
Choi, Eunjoo, 0G
Choi, Jinwoo, 0V
Choi, Seiryung, 0V
Chopra, Meghali, 11
Clevenger, Larry, 06
Croes, Kris, 0N
Culp, James, 06
Curtice, Mark, 12
Debacker, P., 0Q
Deeth, Steven, 16
Dehaene, Wim, 0N
Ding, Hua, 0A, 0L, 0Z, 13
Du, Chunshan, 0W
Duan, Yingli, 0X
Dusa, Mircea, 07, 0Q
Ekerdt, John, 11
ElManhawy, Wael, 0I, 0J, 0W
Fakhry, Moutaz, 0I
Farys, Vincent, 0O, 0U
Feng, Jui-Hsuan, 12
Fenouillet-Beranger, C., 0O
Firouzi, F., 0Q
Gao, Shao Wen, 12
Gbondo-Tugbawa, Tamba, 0G, 0K, 13
Gemmink, J.-W., 0S
Gennari, Frank E., 08, 09
Gerousis, V., 0Q
Gower-Hall, Aaron, 0K, 13
Gronheid, Roel, 0N
Hamed Fatehy, Ahmed, 0Y
Hamouda, Ayman, 15
Han, Daehan, 0R
Han, Sang Min, 0G, 0K
Han, Ting, 03, 0E, 0P
Harb, Mohammed, 0J
Hasan, T., 0S
Hong, Aeran, 0R
Hong, Chuyang, 03, 0E
Hong, Hyeongsun, 0R, 0V
Hong, Sid, 0W
Hsing, Henry, 18
Hsu, Danny, 0W
Hui, Colin, 0K
Hurat, Philippe, 09
Huynh-Bao, Trong, 02
Hwang, Sungwook, 0J
Hyun, Daijoon, 0F
Ikeda, Makoto, 10
Ikeno, Rimon, 10
Jin, Gyoyoung, 0R
Jourlin, Y., 0S
Kabeel, Aliaa, 0W
Kang, Jinyoung, 0R
Kang, Minsoo, 0J
Kang, Namjung, 0V
Karageorgos, Evangelos, 0N
Karageorgos, Ioannis, 0N
Katakamsetty, Ushasree, 0K
Kim, Cheolkyun, 14
Kim, Chin, 0J
Kim, Hyoung Jun, 0R
Kim, Hyoungsun, 0R
Kim, Ryoung-han, 04
Kim, Seoksan, 0V
Kim, Taeheon, 0R
Kim, Yonghyeon, 0R
Kimura, Taiki, 0C
Kotani, Toshiya, 0H

Kotb, Rehab, 0Y
Krishnamoorthy, Karthik, 09
Kwa, Denny, 16
Kwan, Joe, 0I, 0J, 0W
Lai, Ya-Chieh, 08, 09, 0A, 0L, 0Z
Landié, Guillaume, 0U
Lee, Brian, 0K, 13
Lee, Jeemyung, 05
Lee, Jong-hyun, 0J
Lee, Joosung, 0R
Lee, Kweonjae, 0R
Lee, Kyupil, 0V
Lee, Kyusun, 0R
Lee, Robben, 0W
Lee, Seongmin, 05
Lee, Sho Shen, 18
Le-Gratiet, B., 0S
Lei, Junjiang, 0X
Li, Flora, 13
Li, Helen, 0W, 13
Li, Yongfu, 0K
Liebmann, Lars, 06
Lin, Chia Ching, 18
Lin, Yibo, 0M
Lio, En Chuan, 18
Liu, Hongyi, 03, 0P
Liu, JinBing, 13
Liu, Kince, 18
Liu, Qing Wei, 0L
Liu, ZhengFang (Square), 0W, 13
Lucas, Kevin, 16
Lutich, Andrey, 17
Madhavan, Sriram, 09, 0B
Madkour, Kareem, 0I, 0J, 0W
Maruyama, Satoshi, 10
Matsunawa, Tetsuaki, 0C, 0H
Matti, L., 0Q
McIntyre, G., 0Q
Meng, Xiaodong, 16
Mercha, Abdelkarim, 02
Mita, Yoshio, 10
Nojima, Shigeki, 0C, 0H
Omran, Ahmed, 17
Pack, Bob, 09
Pan, David Z., 0C, 0M
Pang, Jenny, 0A, 0L
Park, Jaekyun, 0V
Park, Sungmin, 0V
Pathak, Piyush, 09
Power, Dave, 15
Prentice, C., 0S
Qiao, Ying, 0D
Raghavan, P., 0Q
Ronse, K., 0Q
Ryckaert, Julien, 02, 0N, 0Q
Sakhare, Sushil, 02
Salama, Mohamed, 12, 15
Schneider, L., 0O
Schroeder, Uwe Paul, 09, 0B, 17
Serret, E., 0O
Shao, Dongbing, 06
Shao, Feng, 0X
Sherazi, S. M. Y., 0Q
Shi, Xue Long, 0L
Shim, Minyoung, 0V
Shim, Myoungseob, 0V
Shin, Jaepil, 0V
Shin, Tae Hyun, 14
Shin, Youngsoo, 05, 0F
Simiz, J.-G., 0S
Somani, Shikha, 09
Song, Youngsoo, 05
Spanos, Costas J., 0D
St. John, Matt, 16
Staals, F., 0S
Stucchi, Michele, 0N
Su, Xiaojing, 0X
Su, Yajuan, 0X
Sun, Mason, 0Z
Sung, Hyunju, 0V
Sweis, Jason, 08, 09, 0A, 0L, 0Z
Tel, W. T., 0S
Thean, Aaron, 02
Tishchenko, A., 0S
Tokei, Z., 0Q
Trivkovic, D., 0Q
Tsai, Mengfeng, 0A, 0L
Tseng, Shih-En, 07
Tung, Maryann C., 0N
Vandenberghe, Geert, 0N
Verkest, Diederik, 02, 0Q
Wambacq, Piet, 02
Wan, Jinyin, 16
Wandell, Jerome, 12
Wang, Amy, 0A
Wang, Chang Mao, 18
Wang, Jeff, 0Z
Wang, Jessie, 0Z
Wang, JinYan, 0W
Wang, Lynn T.-N., 0B
Wang, Tom, 16
Wang, Wei-Long, 09
Wei, Yayi, 0X
Wilkinson, William, 12
Wong, H.-S. Philip, 0N
Wong, Robert, 06
Woo, Youngtag, 0B
Word, James, 0Y
Wu, Linghui, 16
Xu, Jessy, 0A, 0L
Xu, Xiaoqing, 0M
Yang, Ellyn, 0L
Yang, Hyunjo, 14
Yang, Jae-seok, 0J
Yu, Bei, 0M
Zeng, Jia, 0B
Zhang, ChunLei, 13
Zhang, Recco, 0W, 0X
Zhang, Yifan, 0A, 0L, 0Z
Zhang, Zizhuo, 11

Zhao, Evan, 0Z
Zhou, Jun, 03, 0P, 0T
Zhuang, Lei, 06
Zhuang, Linda, 0A, 0L
Zou, Elain, 0W

Conference Committee

Symposium Chair

Mircea V. Dusa, ASML US, Inc. (United States)

Symposium Co-Chair

Bruce W. Smith, Rochester Institute of Technology (United States)

Conference Chair

Luigi Capodieci, KnotPrime Inc. (United States)

Conference Co-Chair

Jason P. Cain, Advanced Micro Devices, Inc. (United States)

Conference Program Committee

Robert Aitken, ARM Inc. (United States)
Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)
Neal V. Lafferty, Mentor Graphics Corporation (United States)
Lars W. Liebmann, IBM Corporation (United States)
Ru-Gun Liu, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
Mark E. Mason, Texas Instruments Inc. (United States)
Andrew R. Neureuther, University of California, Berkeley (United States)
Shigeki Nojima, Toshiba Corporation (Japan)
David Z. Pan, The University of Texas at Austin (United States)
Chul-Hong Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek K. Singh, Intel Corporation (United States)
Chi-Min Yuan, Freescale Semiconductor, Inc. (United States)
John L. Sturtevant, Mentor Graphics Corporation (United States)

Session Chairs

1 Layout Optimization and Design Restrictions
Luigi Capodieci, KnotPrime Inc. (United States)
Jason P. Cain, Advanced Micro Devices, Inc. (United States)

2 Layout Analytics
David Z. Pan, The University of Texas at Austin (United States)
Luigi Capodieci, KnotPrime Inc. (United States)

3 Design and Litho Optimization: Joint Session with Conferences 9780 and 9781
Daniel Sarlette, Infineon Technologies Dresden (Germany)

4 Circuit Modeling
Chi-Min Yuan, Freescale Semiconductor, Inc. (United States)
Robert Aitken, ARM Inc. (United States)

5 Hotspot Detection and Removal
Neal V. Lafferty, Mentor Graphics Corporation (United States)
Chul-Hong Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)

6 Multiple Patterning and Directed Self-Assembly
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek K. Singh, Intel Corporation (United States)

7 Design Interaction with Metrology: Joint Session with Conferences 9778 and 9781
Alexander Starikov, I&I Consulting (United States)
Jason P. Cain, Advanced Micro Devices, Inc. (United States)

8 Process and Yield Modeling
Shigeki Nojima, Toshiba Corporation (Japan)
Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)