


Photomask Technology 2009

Larry S. Zurbrick
M. Warren Montgomery
Editors

14–17 September 2009
Monterey, California, United States

Sponsored by



The international technical group of SPIE dedicated
to the advancement of photomask technology



Published by
SPIE

Part One of Two Parts

Volume 7488

Proceedings of SPIE, 0277-786X, v. 7122

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *Photomask Technology 2009*, edited by Larry S. Zurbrick, M. Warren Montgomery, Proceedings of SPIE Vol. 7488 (SPIE, Bellingham, WA, 2009) Article CID Number.

ISSN 0277-786X
ISBN 9780819477958

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445
SPIE.org

Copyright © 2009, Society of Photo-Optical Instrumentation Engineers

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/09/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

The logo for SPIE Digital Library features the word "SPIE" in a bold, sans-serif font above the words "Digital Library" in a similar font. To the right of the text is a stylized graphic consisting of three vertical bars of increasing height from left to right, with a curved line above them.

SPIDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID number.

Contents

Part One

- xv *Conference Committee*
- xix *Introduction*
- xxi *Schedule of Special Session on Commodity or Technology? Sub-20nm Mask Making at Yet Another Crossroads*
- xxiii *Best Paper from JPM 2009*
Comparison of lithographic performance between MoSi binary mask and MoSi attenuated PSM [7379-56]
M. Yamana, Toppan Printing Co., Ltd. (Japan); M. Lamantia, Toppan Photomasks, Inc. (United States); V. Philipsen, IMEC (Belgium); S. Wada, T. Nagatomo, Y. Tonooka, Toppan Printing Co., Ltd. (Japan)
- xxxv *Best Paper from EMLC 2009*
Mapper: high throughput maskless lithography [7470-25]
V. Kuiper, B. J. Kampherbeek, M. J. Wieland, G. de Boer, G. F. ten Berge, J. Boers, R. Jager, T. van de Peut, J. J. M. Peijster, E. Slot, S. W. H. K. Steenbrink, T. F. Teepen, A. H. V. van Veen, Mapper Lithography B. V. (Netherlands)

INVITED SESSION

- 7488 03 **Mask industry assessment: 2009** [7488-02]
G. Hughes, SEMATECH (United States); H. Yun, SEMATECH (United States) and Intel Corp. (United States)
- 7488 05 **PMJ panel discussion overview: mask manufacturing with massive or multi-parallel method** [7488-04]
M. Sugawara, Sony Semiconductor Kyusyu Corp. (Japan); K. Kato, SII NanoTechnology Inc. (Japan)

DEFECT INSPECTION AND DISPOSITION

- 7488 07 **SMO photomask inspection in the lithographic plane** [7488-06]
E. Gallagher, K. Badger, IBM Systems and Technology Group (United States); Y. Kodera, Toppan Photomasks, Inc. (United States); J. Tirapu Azpiroz, I. Graur, IBM Semiconductor Research and Development Ctr. (United States); S. D. Halle, IBM Systems and Technology Group (United States); K. Lai, IBM Semiconductor Research and Development Ctr. (United States); G. R. McIntyre, IBM Systems and Technology Group (United States); M. J. Wihl, S. Chen, G. Cong, B. Mu, Z. Guo, A. Dayal, KLA-Tencor Corp. (United States)

- 7488 08 **Aerial image based die-to-model inspections of advanced technology masks** [7488-07]
J. Kim, W.-G. Lei, J. McCall, S. Zaatari, M. Penn, R. Nagpal, Intel Corp. (United States);
L. Faivishevsky, M. Ben-Yishai, U. Danino, A. Tam, O. Dassa, V. Balasubramanian, T. H. Shah,
M. Wagner, S. Mangan, Applied Materials, Inc. (Israel)
- 7488 09 **Mask pattern recovery by level set method based inverse inspection technology (IIT) and its application on defect auto disposition** [7488-08]
J.-H. Park, P. D. H. Chung, C.-U. Jeon, H. K. Cho, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); L. Pang, D. Peng, V. Tolani, T. Cecil, D. Kim, K. Baik, Luminescent Technologies, Inc. (United States)
- 7488 0A **Defect printability analysis by lithographic simulation from high resolution mask images** [7488-09]
G. Chen, J. N. Wiley, J.-S. Wang, R. C. Howell, S. Bai, Y.-F. Chen, F. Chen, Y. Cao, Brion Technologies, Inc. (United States); T. Takigawa, Y. Saito, T. Kurosawa, Brion Technologies KK (Japan); H. Tsuchiya, K. Usuda, M. Tokita, NuFlare Technology, Inc. (Japan); F. Ozaki, N. Kikuri, Y. Tsuji, Advanced Mask Inspection Technology Inc. (Japan)
- 7488 0B **Printability verification function of mask inspection system** [7488-104]
H. Tsuchiya, Association of Super-Advanced Electronics Technologies (Japan) and NuFlare Technology, Inc. (Japan); M. Yamabe, M. Tokita, K. Takahara, Association of Super-Advanced Electronics Technologies (Japan); K. Usuda, Advanced Mask Inspection Technology Inc. (Japan) and NuFlare Technology, Inc. (Japan); F. Ozaki, N. Kikuri, Advanced Mask Inspection Technology, Inc. (Japan)

DEFECT INSPECTION AND REPAIR

- 7488 0C **Using metrology capabilities of mask inspection equipment for optimizing total lithography performance** [7488-11]
S. Tamamushi, N. Takamatsu, NuFlare Technology, Inc. (Japan)
- 7488 0D **High MEEF reticle inspection strategy** [7488-12]
A. Tchikoulaeva, GLOBALFOUNDRIES Dresden Module Two GmbH & Co KG (Germany);
R. Kirsch, GLOBALFOUNDRIES Dresden Module One LLC & Co. KG (Germany);
S. Winkelmeier, Advanced Mask Technology Ctr. GmbH & Co. KG (Germany)
- 7488 0F **New tools to enable photomask repair to the 32nm node** [7488-146]
T. Robinson, R. White, R. Bozak, K. Roessler, B. Arruza, D. Hogle, M. Archuletta, D. Lee, RAVE LLC (United States)
- 7488 0G **Simulation based mask defect repair verification and disposition** [7488-14]
E. Guo, S. Zhao, S. Zhang, S. Qian, Semiconductor Manufacturing International Corp. (China); G. Cheng, A. Vikram, L. Li, Anchor Semiconductor, Inc. (China); Y. Chen, C. Hsiang, Anchor Semiconductor, Inc. (United States); G. Zhang, Anchor Semiconductor, Inc. (China); B. Su, Anchor Semiconductor, Inc. (United States)
- 7488 0H **Challenging defect repair techniques for maximizing mask repair yield** [7488-15]
A. Garetto, Carl Zeiss SMT Inc. (United States); J. Oster, NaWoTec GmbH (Germany);
M. Waiblinger, Carl Zeiss SMS GmbH (Germany); K. Edinger, NaWoTec GmbH (Germany)

- 7488 0I **Expanding the lithography process window (PW) with CDC technology** [7488-16]
S.-H. Wang, Y.-W. Chen, C. M. Kuo, Powerchip Semiconductor Corp. (Taiwan); E. Graitzer,
G. Ben-Zvi, A. Cohen, Pixar Technology (Israel)

MASK FILMS, PROCESS CONTROL, AND EQUIPMENT

- 7488 0J **Post exposure bake tuning for 32nm photomasks** [7488-17]
A. E. Zweber, IBM Corp. (United States); T. Komizo, Toppan Photomasks, Inc. (United States);
J. Levin, J. Whang, IBM Corp. (United States); S. Nemoto, S. Kondo, Toppan Photomasks, Inc.
(United States)
- 7488 0K **Reduction of local CD-linewidth variations in resist develop through acoustic streaming**
[7488-18]
G. Lee, HamaTech APE Taiwan (Taiwan); P. Dress, HamaTech APE GmbH & Co. KG
(Germany); S. Chen, U. Dietze, Hamatech USA Inc. (United States)
- 7488 0M **Behavior of the molybdenum silicide thin film by 193nm exposure** [7488-20]
S.-J. Yang, S&S Tech Corp. (Korea, Republic of); H.-S. Cha, J. Ahn, Hanyang Univ. (Korea,
Republic of); K.-S. Nam, S&S Tech Corp. (Korea, Republic of)
- 7488 0N **Mask performance improvement with mapping** [7488-21]
C. Utzny, E. Cotte, T. Wandel, J. H. Peters, Advanced Mask Technology Ctr. (Germany)
- 7488 0O **Enhanced laser-writing techniques for bimetallic grayscale photomasks** [7488-22]
J. M. Dykes, G. H. Chapman, Simon Fraser Univ. (Canada)

NANO-IMPRINT AND PATTERNED MEDIA TECHNOLOGY II

- 7488 0T **Study of program defects of 22nm nanoimprint template with an advanced e-beam
inspection system** [7488-27]
T. Hiraka, J. Mizuochi, Y. Nakanishi, S. Yusa, S. Sasaki, M. Kurihara, Dai Nippon Printing Co.,
Ltd. (Japan); N. Toyama, DNP Corp. USA (United States); Y. Morikawa, H. Mohri, N. Hayashi,
Dai Nippon Printing Co., Ltd. (Japan); H. Xiao, C. Kuan, F. Wang, L. Ma, Y. Zhao, J. Jau,
Hermes Microvision, Inc. (United States)
- 7488 0U **A cost of ownership model for imprint lithography templates for HDD applications** [7488-28]
B. J. Grenon, Grenon Consulting, Inc. (United States)
- 7488 0V **High-resolution e-beam repair for nanoimprint templates** [7488-29]
M. Pritschow, IMS Chips (Germany); H. Dobberstein, K. Edinger, Carl Zeiss SMS GmbH
(Germany); M. Irmscher, IMS Chips (Germany); D. J. Resnick, K. Selinidis, E. Thompson,
Molecular Imprints, Inc. (United States); M. Waiblinger, Carl Zeiss SMS GmbH (Germany)
- 7488 0W **Duplicated quartz template for 2.5 inch discrete track media** [7488-30]
N. Yamashita, T. Oomatsu, S. Wakamatsu, K. Nishimaki, T. Usa, K. Usuki, FUJIFILM Corp.
(Japan)

SOURCE-MASK OPTIMIZATION

- 7488 0Y **Source-mask co-optimization (SMO) using level set methods (Second Place Best Paper Award)** [7488-32]
V. Tolani, P. Hu, D. Peng, T. Cecil, R. Sinn, L. Pang, B. Gleason, Luminescent Technologies, Inc. (United States)

RET AND OPC/ORC

- 7488 11 **Sub-resolution assist features placement using cost-function-reduction method** [7488-35]
J. Zhang, W. Xiong, Y. Wang, Z. Yu, Tsinghua Univ. (China); M.-C. Tsai, Brion Technologies, Inc. (United States)
- 7488 12 **Inverse lithography (ILT) mask manufacturability for full-chip device** [7488-95]
B.-G. Kim, S. S. Suh, S. G. Woo, H. Cho, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); G. Xiao, D. H. Son, D. Irby, D. Kim, K.-H. Baik, Luminescent Technologies, Inc. (United States)
- 7488 13 **SRAF enhancement using inverse lithography for 32nm hole patterning and beyond** [7488-37]
V. Farys, STMicroelectronics (France); F. Chaoui, J. Entradas, Mentor Graphics (France); F. Robert, STMicroelectronics (France); O. Toublan, Mentor Graphics (France); Y. Trouiller, CEA-Lefi (France)
- 7488 14 **Model-based assist feature placement for 32nm and 22nm technology nodes using inverse mask technology** [7488-38]
A. Poonawala, B. Painter, C. Kerchner, Synopsys, Inc. (United States)
- 7488 15 **Model-based assist features** [7488-39]
B. Yenikaya, O. Alexandrov, Y. Kwon, A. Liu, A. Mokheri, A. Sezginer, Cadence Design Systems, Inc. (United States)

EUV MASK SUBSTRATES AND PROCESSING

- 7488 16 **Correlation of overlay performance and reticle substrate non-flatness effects in EUV lithography** [7488-40]
S. Raghunathan, A. Munder, J. Hartley, Univ. at Albany (United States); J. Sohn, K. Orvek, SEMATECH (United States)
- 7488 18 **Thin absorber EUVL mask with light-shield border for full-field scanner: flatness and image placement change through mask process** [7488-42]
T. Kamo, Y. Tanaka, T. Tanaka, O. Suga, Semiconductor Leading Edge Technologies, Inc. (Japan); T. Abe, T. Takikawa, H. Mohri, Dai Nippon Printing Co. Ltd. (Japan); T. Shoki, Y. Usui, HOYA Corp. (Japan)
- 7488 19 **EUVL ML mask blank fiducial mark application for ML defect mitigation** [7488-43]
P. Yan, Intel Corp. (United States)

- 7488 1B **Actinic EUVL mask blank inspection capability with time delay integration mode (First Place Best Paper Award)** [7488-45]
T. Yamane, T. Tanaka, T. Terasawa, O. Suga, Semiconductor Leading Edge Technologies, Inc. (Japan)

PATTERNING TECHNOLOGY AND TOOLS

- 7488 1C **Development of multiple pass exposure in electron beam direct write lithography for sub-32nm nodes** [7488-46]
L. Martin, S. Manakli, B. Icard, J. Pradelles, CEA-LETI, MINATEC (France); R. Orobtschouk, A. Poncet, INSA Lyon (France); L. Pain, CEA-LETI, MINATEC (France)
- 7488 1D **Charged particle multi-beam lithography evaluations for sub-16nm hp mask node fabrication and wafer direct write (Third Place Best Paper Award)** [7488-47]
E. Platzgummer, C. Klein, P. Joechl, H. Loeschner, IMS Nanofabrication AG (Austria); M. Witt, W. Pilz, Fraunhofer Institute for Silicon Technology (Germany); J. Butschke, M. Jurisch, F. Letzkus, H. Sailer, M. Irmscher, Institute for Microelectronics Stuttgart (Germany)
- 7488 1E **Electron beam mask writer EBM-7000 for hp 32nm generation** [7488-48]
T. Kamikubo, K. Ohtoshi, N. Nakayamada, R. Nishimura, H. Sunaoshi, NuFlare Technology, Inc. (Japan); K. Akeno, S. Mitsui, Toshiba Corp. (Japan); Y. Tachikawa, H. Inoue, S. Oogi, H. Higurashi, A. Mine, T. Ishimura, S. Tsuchiya, Y. Gomi, H. Matsui, S. Tamamushi, NuFlare Technology, Inc. (Japan)
- 7488 1F **Exposure results with four column cells in multicolumn EB exposure system** [7488-49]
A. Yamada, H. Yasuda, M. Yamabe, Association of Super-Advanced Electronics Technologies (Japan)

METROLOGY I

- 7488 1H **Results of an international photomask linewidth comparison of NIST and PTB** [7488-51]
B. Bodermann, D. Bergmann, E. Buhr, W. Häbeler-Grohne, H. Bosse, Physikalisch-Technische Bundesanstalt (Germany); J. Potzick, R. Dixon, R. Quintanilha, M. Stocker, A. Vladar, N. G. Orji, National Institute of Standards and Technology (United States)
- 7488 1I **Measurement sampling frequency impact on determining magnitude of pattern placement errors on photomasks** [7488-52]
J. Whittey, F. Laske, K.-D. Roeth, J. McCormack, D. Adam, J. Bender, KLA Tencor MIE GmbH (Germany); C. N. Berglund, M. Takac, NorthWest Technology Group, Inc. (United States); S. Chou, Synopsys, Inc. (United States)
- 7488 1J **A 193nm optical CD metrology tool for the 32nm node** [7488-53]
Z. Li, F. Pilarski, D. Bergmann, B. Bodermann, Physikalisch-Technische Bundesanstalt (Germany)
- 7488 1K **How much is enough? An analysis of CD measurement amount for mask characterization** [7488-54]
A. Ullrich, J. Richter, Advanced Mask Technology Ctr. GmbH and Co. KG (Germany)

METROLOGY II

- 7488 1L **Photomask metrology using a 193nm scatterfield microscope** [7488-55]
R. Quintanilha, National Institute of Standards and Technology (United States); B. M. Barnes, Y. Sohn, National Institute of Standards and Technology (United States) and KT Consulting Inc. (United States); L. P. Howard, Precera, Inc. (United States); R. M. Silver, J. E. Potzick, M. T. Stocker, National Institute of Standards and Technology (United States)
- 7488 1M **Experimental test results of pattern placement metrology on photomasks with laser illumination source designed to address double patterning lithography challenges** [7488-56]
K.-D. Roeth, F. Laske, M. Heiden, D. Adam, L. Parisoli, S. Czerkas, J. Whittey, K.-H. Schmidt, KLA Tencor MIE GmbH (Germany)
- 7488 1N **In-die metrology on photomasks for low k_1 lithography** [7488-57]
D. Beyer, U. Buttgerit, T. Scherübl, Carl Zeiss SMS GmbH (Germany)
- 7488 1O **Critical dimension uniformity using reticle inspection tool** [7488-58]
M. Wylie, T. Hutchinson, G. Pan, T. Vavul, J. Miller, A. Dayal, C. Hess, KLA-Tencor Corp. (United States); M. Green, S. Hedges, D. Chalom, M. Rudzinski, C. Wood, J. McMurran, Photronics nanoFab North America (United States)

MASK CLEANING AND MAINTENANCE

- 7488 1R **Advances in CO₂ cryogenic aerosol technology for photomask post AFM repair** [7488-62]
C. Bowers, I. Varghese, M. Balooch, J. Rodriguez, Eco-Snow Systems LLC (United States)

NANO-IMPRINT AND PATTERNED MEDIA TECHNOLOGY III

- 7488 1S **6-inch circle template fabrication for patterned media using a conventional resist and new chemically amplified resists** [7488-64]
M. Hoga, M. Fukuda, T. Chiba, M. Ishikawa, K. Itoh, M. Kurihara, Dai Nippon Printing Co., Ltd. (Japan); N. Toyama, DNP Corp. USA (United States); N. Hayashi, Dai Nippon Printing Co., Ltd. (Japan)
- 7488 1T **A new x-ray metrology for profiling nanostructures of patterned media** [7488-65]
K. Omote, Y. Ito, Y. Okazaki, Rigaku Corp. (Japan); Y. Kokaku, Hitachi, Ltd. (Japan)
- 7488 1V **Inspection of 32nm imprinted patterns with an advanced e-beam inspection system** [7488-67]
H. Xiao, L. Ma, F. Wang, Y. Zhao, J. Jau, Hermes Microvision, Inc. (United States); K. Selinidis, E. Thompson, S. V. Sreenivasan, D. J. Resnick, Molecular Imprints, Inc. (United States)
- 7488 1W **SEM CD metrology on nanoimprint template: an analytical SEM approach** [7488-68]
J. J. Hwu, Seagate Technology (United States); S. Babin, aBeam Technologies (United States); L. Page, A. Danilevsky, A. Self, Hitachi High Technologies America (United States); K. Ueda, S. Koshihara, Hitachi High-Technologies Co. (Japan); K. Wago, K. Lee, D. Kuo, Seagate Technology (United States)

Part Two

NANO-IMPRINT AND PATTERNED MEDIA TECHNOLOGY IV

- 7488 1X **Optical metrology for template and disk patterned imprints** [7488-69]
R. Sappey, A. Jenkins, S. Venkataram, KLA-Tencor Corp. (United States)
- 7488 1Z **A non-destructive metrology solution for detailed measurements of imprint templates and media** [7488-71]
J. Roberts, L. Hu, n&k Technology, Inc. (United States); T. Eriksson, K. Thulin, Obducat Technologies AB (Sweden); B. Heidari, Obducat AB (Sweden)
- 7488 20 **Jet and flash imprint lithography for the fabrication of patterned media drives** [7488-72]
G. M. Schmid, C. Brooks, Z. Ye, S. Johnson, D. LaBrake, S. V. Sreenivasan, D. J. Resnick, Molecular Imprints, Inc. (United States)

MASK BUSINESS

- 7488 21 **Fabless company mask technology approach: fabless but not fab-careless** [7488-73]
T. Hisamura, X. Wu, Xilinx, Inc. (United States)
- 7488 22 **A universal mask management relational database** [7488-74]
P. Morey-Chaisemartin, Xyalis (France)

MASK DATA PREPARATION

- 7488 23 **Deployment of OASIS.MASK (P44) as direct input for mask inspection of advanced photomasks** [7488-75]
S. Zaatri, Y. Liu, M. Asturias, J. McCall, W.-G. J. Lei, Intel Corp. (United States); T. Lapidot, K. Ofek, A. Tam, M. Wagner, Applied Materials, Inc. (Israel); A. Bowhill, E. Sahouria, M. Park, N. DeBella, P. Ghosh, S. Schulze, Mentor Graphics Corp. (United States)
- 7488 24 **Mask data prioritization based on design intent - II** [7488-76]
M. Endo, K. Kato, T. Inoue, M. Yamabe, Association of Super-Advanced Electronics Technologies (Japan)
- 7488 25 **Favorable hierarchy detection through Lempel-Ziv coding based algorithm to aid hierarchical fracturing in mask data preparation** [7488-77]
D. S. S. Bhardwaj, N. Ghosh, N. Rao, R. R. Pai, SoftJin Technologies Pvt. Ltd. (India)
- 7488 27 **Latest results and computing performance of the ePLACE data preparation tool** [7488-79]
J. Gramss, Vistec Electron Beam GmbH (Germany); R. Galler, EQUIcon Software GmbH Jena (Germany); V. Neick, A. Stoeckel, U. Weidenmueller, Vistec Electron Beam GmbH (Germany); D. Melzer, M. Suelzle, EQUIcon Software GmbH Jena (Germany); J. Butschke, IMS-Chips Stuttgart (Germany); U. Baetz, Fraunhofer IPMS (Germany)

SIMULATION AND MODELING

- 7488 28 **Impact of mask roughness on wafer line-edge roughness** [7488-80]
C. A. Mack, Lithoguru.com (United States)
- 7488 2A **Challenges for the 28nm half node: Is the optical shrink dead?** [7488-82]
J. A. Torres, O. Otto, F. G. Pikus, Mentor Graphics Corp. (United States)
- 7488 2B **Reduced basis method for computational lithography** [7488-83]
J. Pomplun, L. Zschiedrich, S. Burger, F. Schmidt, Zuse Institute Berlin (Germany) and JCMwave GmbH (Germany)
- 7488 2C **Efficient analysis of three dimensional EUV mask induced imaging artifacts using the waveguide decomposition method** [7488-84]
F. Shao, P. Evanschitzky, T. Fühner, A. Erdmann, Fraunhofer Institute of Integrated Systems and Device Technology (Germany)
- 7488 2D **Isotropic treatment of EMF effects in advanced photomasks** [7488-85]
J. Tirapu Azpiroz, IBM Microelectronics (United States); A. E. Rosenbluth, IBM T.J. Watson Research Ctr. (United States); I. Graur, IBM Microelectronics (United States); G. W. Burr, G. Villares, IBM Almaden Research Ctr. (United States)

EUV MASK CONTAMINATION AND CLEANING

- 7488 2F **50nm particle removal from EUV mask blank using standard wet clean** [7488-87]
T. Shimomura, DNP Corp. USA (United States); T. Liang, Intel Corp. (United States)

EUV MASK DATA PREPARATION AND INSPECTION

- 7488 2G **Accurate models for EUV lithography** [7488-99]
E. Hendrickx, G. F. Lorusso, IMEC (Belgium); J. Jiang, L. Chen, W. Liu, Brion Technologies, Inc. (United States); E. Van Setten, ASML Netherlands B.V. (Netherlands); S. Hansen, ASML US, Inc. (United States)
- 7488 2H **Investigation of buried EUV mask defect printability using actinic inspection and fast simulation** [7488-90]
C. H. Clifford, T. T. Chan, A. R. Neureuther, Univ. of California, Berkeley (United States); K. A. Goldberg, I. Mochi, Lawrence Berkeley National Lab. (United States); T. Liang, Intel Corp. (United States)
- 7488 2I **Study of EUVL mask defect inspection using 199-nm inspection tool with super-resolution method** [7488-91]
H. Shigemura, T. Amano, Y. Arisawa, O. Suga, Semiconductor Leading Edge Technologies, Inc. (Japan); H. Hashimoto, M. Saito, M. Takeda, NuFlare Technology, Inc. (Japan); N. Kikuri, R. Hirano, Advanced Mask Inspection Technology, Inc. (Japan)

DPL IMPLEMENTATION AND RET MANUFACTURABILITY

- 7488 2J **Single-mask double-patterning lithography** [7488-92]
R. S. Ghaida, G. Torres, P. Gupta, Univ. of California, Los Angeles (United States)
- 7488 2K **Resolving contact conflict for double patterning split** [7488-93]
N. Zeggaoui, STMicroelectronics (France) and CNRS-LTM (France); V. Farys, STMicroelectronics (France); Y. Trouiller, STMicroelectronics (France) and CEA-LETI (France); E. Yesilada, F. Robert, STMicroelectronics (France); J. Belledent, CEA-LETI (France); M. Besacier, CNRS-LTM (France)
- 7488 2L **Parallel processing for pitch splitting decomposition** [7488-94]
L. Barnes, Y. Li, D. Wadkins, S. Biederman, A. Miloslavsky, C. Cork, Synopsys, Inc. (United States)

POSTER SESSION: CLEANING/CONTAMINATION/HAZE

- 7488 2M **Back-glass cleaning: reducing repellicization costs by focused action** [7488-96]
F. Perissinotti, L. Sartelli, H. Miyashita, DNP Photomask Europe S.p.A. (Italy); M.-C. Chiu, Y.-C. Liu, H.-C. Chung, Gudeng Precision Industrial Co., Ltd. (Taiwan); F. Sundermann, S. Gough, S. Tourniol, F. Dufaye, STMicroelectronics (France)

POSTER SESSION: EUV MASK

- 7488 2N **Feasibility study of the approach to flare, shadowing, optical and process corrections for EUVL OPC** [7488-89]
P. Nikolsky, N. Davydova, K. van Ingen Schenau, P. van Adrichem, ASML Netherlands B.V. (Netherlands); E. Hendrickx, G. Lorusso, IMEC vzw (Belgium); J. Jiang, W. Liu, H. Liu, Brion (United States)
- 7488 2O **Novel EUV mask inspection tool with 199-nm laser source and high-resolution optics** [7488-98]
N. Kikuri, M. Hirono, R. Hirano, Advanced Mask Inspection Technology, Inc. (Japan); T. Amano, O. Suga, H. Shigemura, Semiconductor Leading Edge Technologies, Inc. (Japan); H. Hashimoto, K. Takahara, K. Usuda, Nuflare Technology, Inc. (Japan)

POSTER SESSION: INSPECTION AND REPAIR

- 7488 2Q **Aerial plane inspection for advanced photomask defect detection (First Place Best Poster Award)** [7488-101]
W. S. Kim, J. H. Park, D. H. Chung, C. U. Jeon, H. K. Cho, SAMSUNG Electronics, Co. Ltd. (Korea, Republic of); T. Hutchinson, KLA-Tencor Corp. (United States); O. Lee, KLA-Tencor Corp. (Korea, Republic of); W. Huang, A. Dayal, KLA-Tencor Corp. (United States)
- 7488 2R **AIMS mask qualification for 32nm node** [7488-102]
R. Richter, T. Thaler, H. Seitz, U. Stroessner, T. Scheruebl, Carl Zeiss SMS GmbH (Germany)

- 7488 2S **Inspection of complex OPC patterns for 4x node and beyond** [7488-103]
S. H. Han, W. Cho, W.-S. Kim, D. H. Chung, C.-U. Jeon, H. Cho, SAMSUNG Electronics Co., Ltd.
(Korea, Republic of)
- 7488 2U **Theoretical foundations of die-to-model inspection** [7488-106]
L. Faivishevsky, S. Khristo, I. Schwarzband, S. Mangan, Applied Materials (Israel)
- 7488 2V **New analysis tools and processes for mask repair verification and defect disposition based on AIMS images (Third Place Best Poster Award)** [7488-107]
R. Richter, E. Poortinga, T. Scherübl, Carl Zeiss SMS GmbH (Germany)

POSTER SESSION: MASK DATA PREPARATION

- 7488 2W **Reducing the shot counts of mask writing with OPC by extracting repeating patterns**
[7488-108]
M. Shoji, T. Inoue, M. Yamabe, Association of Super-Advanced Electronics Technologies
(Japan)
- 7488 2X **Improving the quality of fractured mask data through in-place optimization of the fracturing solution** [7488-109]
D. S. S. Bhardwaj, N. Rao, A. Rajagopalan, N. P. Bhat, R. R. Pai, SoftJin Technologies Pvt. Ltd.
(India)
- 7488 2Y **Economic assessment of lithography strategies for the 22nm technology node** [7488-144]
T. Jhaveri, A. Strojwas, L. Pileggi, V. Rovner, Carnegie Mellon Univ. (United States)

POSTER SESSION: MASK PROCESS CONTROL/EQUIPMENT

- 7488 2Z **Improved particle control by adopting advanced ceramic materials in dry etcher for defect reduction** [7488-111]
D.-S. Min, G.-H. Hwang, D.-H. Lee, S.-S. Choi, PKL Co., Ltd. (Korea, Republic of); H.-S. Son,
H.-J. Lee, S.-M. Son, K.-H. Park, SHEC Corp. (Korea, Republic of)

POSTER SESSION: MASK SUBSTRATE/BLANK/FILMS

- 7488 30 **The study of the birefringence as MoSi based materials for immersion lithography** [7488-112]
J.-H. Kang, S&S Tech Corp. (Korea, Republic of); H.-S. Cha, Hanyang Univ. (Korea,
Republic of); S.-J. Yang, S&S Tech Corp. (Korea, Republic of); J.-H. Ahn, Hanyang Univ.
(Korea, Republic of); K.-S. Nam, S&S Tech Corp. (Korea, Republic of)

POSTER SESSION: METROLOGY

- 7488 31 **A study of contour image comparison measurement for photomask patterns of 32 nm and beyond** [7488-113]
I. Yonekura, H. Hakii, K. Tanaka, M. Higuchi, Toppan Printing Co., Ltd. (Japan); Y. Ogiso,
T. Oba, T. Iwai, J. Matsumoto, T. Nakamura, Advantest Corp. (Japan)

- 7488 32 **Noble approach for mask-wafer measurement by design-based metrology integration system** [7488-114]
H. Mito, Hitachi High-Technologies Corp. (Japan); K. Hayano, Dai Nippon Printing Co., Ltd. (Japan); T. Maeda, Hitachi High-Technologies Corp. (Japan); H. Mohri, Dai Nippon Printing Co., Ltd. (Japan); H. Sato, R. Matsuoka, S. Sukegawa, Hitachi High-Technologies Corp. (Japan)

POSTER SESSION: OPC

- 7488 35 **Adaptive OPC approach based on image simulation** [7488-116]
Q. Liu, Semiconductor Manufacturing International Corp. (China); L. Zhang, Mentor Graphics Corp. (China)
- 7488 36 **Introducing process variability score for process window OPC optimization** [7488-117]
M. Fakhry, Mentor Graphics Corp. (United States); H. Maaty, Mentor Graphics Corp. Egypt (Egypt); A. Seoud, Mentor Graphics Corp. (United States)
- 7488 37 **Patterning of 90nm node flash contact hole with assist feature using KrF** [7488-118]
Y.-A. Shim, S. Jun, J. Choi, K. Choi, J. Han, Dongbu HiTek Co., Ltd. (Korea, Republic of); K. Wang, J. McCarthy, G. Xiao, G. Dai, D. Son, X. Zhou, T. Cecil, D. Kim, K. Baik, Luminescent Technologies, Inc. (United States)
- 7488 38 **On comparing conventional and electrically driven OPC techniques** [7488-119]
D. Reinhard, P. Gupta, Univ. of California, Los Angeles (United States)
- 7488 3A **OPC model space approach to in-line process monitoring structures** [7488-121]
R. Sabatier, STMicroelectronics (France) and Institut Fresnel École Centrale Marseille, CNRS (France); A. Di Giacomo, STMicroelectronics (France); C. Fossati, S. Bourennane, Institut Fresnel, École Centrale Marseille, CNRS (France)
- 7488 3B **Practical application of OPC in electrical circuits** [7488-122]
M. McCallum, Nikon Precision Europe GmbH (United Kingdom); A. Tsiamis, S. Smith, The Univ. of Edinburgh (United Kingdom); A. C. Hourd, Univ. of Dundee (United Kingdom); J. T. M. Stevenson, A. J. Walton, The Univ. of Edinburgh (United Kingdom)

POSTER SESSION: PATTERN GENERATION/EQUIPMENT

- 7488 3C **3D Si aperture-plates combined with programmable blanking-plates for multi-beam mask writing** [7488-123]
F. Letzkus, M. Irscher, M. Jurisch, IMS Chips (Germany); E. Platzgummer, C. Klein, H. Loeschner, IMS Nanofabrication AG (Austria)

POSTER SESSION: SIMULATION AND MODELING

- 7488 3E **Revisit to aberration: a simulation study of lens aberration induced overlay misalignment and its experimental validation** [7488-125]
H. Kim, S.-W. Lee, B. Lee, S. Lee, K. Cho, S.-W. Choi, C.-H. Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)

- 7488 3F **Wafer topography proximity effect modeling and correction for implant layer patterning** [7488-126]
H. Song, J. Shiely, Synopsys, Inc. (United States); I. Su, Synopsys, Inc. (Taiwan); L. Zhang, Synopsys, Inc. (United States); W.-K. Lei, Synopsys, Inc. (Taiwan)
- 7488 3G **Fast and accurate computation of partially coherent imaging by stacked pupil shift operator** [7488-128]
Y. Lian, X. Zhou, Luminescent Technologies, Inc. (United States)
- 7488 3H **Extensions of boundary layer modeling of photomask topography effects to fast-CAD using pattern matching** [7488-130]
M. A. Miller, K. Yamazoe, A. R. Neureuther, Univ. of California, Berkeley (United States)
- 7488 3I **Calibration of e-beam and etch models using SEM images** [7488-133]
C. Chuyeshov, J. Carrero, A. Sezginer, V. Kamat, Cadence Design Systems (United States)
- 7488 3J **Predictive modeling for EBPC in EBDW** [7488-135]
R. Zimmermann, M. Schulz, W. Hoppe, H.-J. Stock, W. Demmerle, Synopsys GmbH (Germany); A. Zepka, A. Isoyan, Synopsys, Inc. (United States); L. Bomholt, Synopsys Switzerland LLC (Switzerland); S. Manakli, L. Pain, CEA-LETI, MINATEC (France)
- 7488 3K **Effective methodology to make DFM guide line** [7488-136]
J. Choi, Y. Shim, K. Yun, K. Choi, J. Han, Dongbu HiTek Co., Ltd. (Korea, Republic of)
- 7488 3L **pRSM: models for model-based litho-hotspot repairs** [7488-137]
M. Chew, T. Endo, Y. Yang, Mentor Graphics Corp. (United States)
- 7488 3M **Effect of SRAF placement on process window for technology nodes that uses variable etch bias** [7488-138]
A. M. Seoud, Mentor Graphics Corp. (United States); T. M. Tawfik, Mentor Graphics Corp. (Egypt)
- 7488 3N **FPGA as the programmable tool for yield improvement** [7488-141]
T. L. La, X.-Y. Li, Xilinx, Inc. (United States); C. Chen, Xilinx, Inc. (Taiwan); M. H. Wang, C.-C. Huang, C.-T. Chang, H. Lin, Y. Tseng, I. Tseng, Y. R. Wu, S. C. Lo, S. C. Y. Lin, United Microelectronics Corp. (Taiwan)
- 7488 3O **Model-based hints for litho-hotspots repair** [7488-142]
Y. Yang, M. Chew, T. Endo, M. Simmons, Mentor Graphics Corp. (United States)
- 7488 3P **What is a good empirical model?** [7488-143]
E. Khaliullin, Y. Lian, M. Davey, X. Zhou, Luminescent Technologies, Inc. (United States)

Author Index

Conference Committee

Conference Chair

Larry S. Zurbrick, Agilent Technologies, Inc. (United States)

Conference Cochair

M. Warren Montgomery, College of NanoScale Science and Engineering (CNSE) and SEMATECH Inc. (United States)

Program Committee

Frank Abboud, Intel Corporation (United States)
Kiho Baik, Luminescent Technologies, Inc. (United States)
Artur P. Balasinski, Cypress Semiconductor Corporation (United States)
Uwe F.W. Behringer, UBC Microelectronics (Germany)
Ronald R. Bozak, RAVE LLC (United States)
William H. Broadbent, KLA-Tencor Corporation (United States)
Peter D. Buck, Toppan Photomasks, Inc. (United States)
Han-Ku Cho, SAMSUNG Electronics Company, Ltd. (Korea, Republic of)
Frank A. Driessen, Takumi Technology B.V. (Netherlands)
Roxann L. Engelstad, University of Wisconsin, Madison (United States)
Emily E. Gallagher, IBM Corporation (United States)
Brian J. Grenon, Grenon Consulting, Inc. (United States)
Naoya Hayashi, Dai Nippon Printing Company, Ltd. (Japan)
Mark T. Jee, HOYA Corporation USA (United States)
Rik M. Jonckheere, IMEC (Belgium)
Bryan S. Kasprovicz, Photonics, Inc. (United States)
Kurt R. Kimmel, Advanced Mask Technology Center GmbH & Company KG (Germany)
Chin-Hsiang Lin, Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan)
Wilhelm Maurer, Infineon Technologies AG (Germany)
Thomas H. Newman, Micronic Laser Systems Inc. (United States)
Hiroshi Nozue, NuFlare Technology, Inc. (Japan)
James E. Potzick, National Institute of Standards and Technology (United States)
Emmanuel Rausa, Oerlikon USA Inc. (United States)
Frank M. Schellenberg, Mentor Graphics Corporation (United States)
Thomas Scherübl, Carl Zeiss SMS GmbH (Germany)
Robert J. Socha, ASML (United States)
Christopher A. Spence, GlobalFoundries Inc. (United States)
Wolfgang Staud, Applied Materials (United States)

Jacek K. Tyminski, Nikon Precision Inc. (United States)
J. Tracy Weed, Synopsys, Inc. (United States)
John M. Whittey, KLA-Tencor Corporation (United States)

Session Chairs

- 1 Invited Session
Larry S. Zurbrick, Agilent Technologies, Inc. (United States)
M. Warren Montgomery, College of NanoScale Science and Engineering (CNSE) and SEMATECH Inc. (United States)
- 2 Defect Inspection and Disposition
William H. Broadbent, KLA-Tencor Corporation (United States)
Wolfgang Staud, Applied Materials (United States)
- 3 Defect Inspection and Repair
John M. Whittey, KLA-Tencor Corporation (United States)
Ronald R. Bozak, RAVE LLC (United States)
- 4 Mask Films, Process Control, and Equipment
Emily E. Gallagher, IBM Corporation (United States)
Peter D. Buck, Toppan Photomasks, Inc. (United States)
- 5 Nano-Imprint and Patterned Media Technology I
Dan Gentry, Xyratex International Inc. (United States)
Brian J. Grenon, Grenon Consulting, Inc. (United States)
- 6 Nano-Imprint and Patterned Media Technology II
Peter R. Goglia, Xyratex International Inc. (United States)
Dan Gentry, Xyratex International Inc. (United States)
- 7 Source-Mask Optimization
Wilhelm Maurer, Infineon Technologies AG (Germany)
- 8 RET and OPC/ORC
Steffen F. Schulze, Mentor Graphics Corporation (United States)
Christopher A. Spence, GlobalFoundries Inc. (United States)
- 9 EUV Mask Substrates and Processing
Archita Sengupta, Intel Corporation (United States)
Han-Ku Cho, SAMSUNG Electronics Company, Ltd. (Korea, Republic of)
- 10 Patterning Technology and Tools
Thomas H. Newman, Micronic Laser Systems Inc. (United States)
Hiroshi Nozue, NuFlare Technology, Inc. (Japan)

- 11 Metrology I
Thomas Scherübl, Carl Zeiss SMS GmbH (Germany)
Jacek K. Tyminski, Nikon Precision Inc. (United States)
- 12 Metrology II
James E. Potzick, National Institute of Standards and Technology
(United States)
John M. Whittey, KLA-Tencor Corporation (United States)
- 13 Mask Cleaning and Maintenance
Bryan S. Kasprovicz, Photronics, Inc. (United States)
Brian J. Grenon, Grenon Consulting, Inc. (United States)
- 14 Nano-Imprint and Patterned Media Technology III
Naoya Hayashi, Dai Nippon Printing Company, Ltd. (Japan)
Tsutomu T. Yamashita, Western Digital Corporation (United States)
- 15 Nano-Imprint and Patterned Media Technology IV
Dan Gentry, Xyratex International Inc. (United States)
Thomas R. Albrecht, Hitachi Global Storage Technologies, Inc. (United States)
- 16 Mask Business
Uwe F.W. Behringer, UBC Microelectronics (Germany)
- 17 Mask Data Preparation
Frank Abboud, Intel Corporation (United States)
Christopher A. Spence, GlobalFoundries Inc. (United States)
- 18 Simulation and Modeling
J. Tracy Weed, Synopsys, Inc. (United States)
Kiho Baik, Luminescent Technologies, Inc. (United States)
- 19 EUV Mask Contamination and Cleaning
Jan H. Peters, Advanced Mask Technology Center GmbH &
Company KG (Germany)
Naoya Hayashi, Dai Nippon Printing Company, Ltd. (Japan)
- 20 EUV Mask Data Preparation and Inspection
Naoya Hayashi, Dai Nippon Printing Company, Ltd. (Japan)
Jan H. Peters, Advanced Mask Technology Center GmbH &
Company KG (Germany)
- 21 DPL Implementation and RET Manufacturability
Robert J. Socha, ASML (United States)
David Y. Chan, SEMATECH North (United States)

Introduction

This proceedings volume contains accepted papers from the SPIE conference on Photomask Technology 2009. The conference was arranged through the Bay Area Chrome Users Society (BACUS) and held as part of the 29th International Symposium on Photomask Technology, 14–17 September 2009 in Monterey, California, USA.

This year's conference broadened its venue by including four sessions on Nano-Imprint and Patterned Media Technology. The four sessions addressed the latest work performed in template manufacturing, inspection and repair as well as overviews of patterned magnetic data storage media manufacture and challenges. The data recording media industry is moving towards lithographically patterning magnetic media in order to achieve 1Tb/sq inch bit densities. One of the leading lithography candidates to achieve these bit densities is nano-imprint lithography.

As in past years the conference covered a broad range of the latest research and ongoing issues in the photomask industry with international representation from Europe, North America, and Asia. The year that transpired since the 2008 Photomask Technology conference has been an exceptional one not only for the electronics industry but also the worlds financial and manufacturing communities as well. Although the electronics industry was faced by the greatest decline in growth on record to date, the mask making industry persisted in driving technology forward at an impressive rate as evidenced by the papers presented at this year's conference.

This year's Special Session, "Commodity or Technology? Sub-20nm Mask Making at Yet Another Crossroad" was organized by cochair M. Warren Montgomery and Wolfgang Staud. They assembled a panel of industry experts from around the world to address the issues facing the mask industry and infrastructure in light of a possible bifurcation by the industry between EUV and Nano-Imprint lithography.

I thank all of the authors, particularly the keynote speaker Dr. Michael Polcari, President and CEO of SEMATECH, for providing his insight on collaborative approaches in the mask industry so as to drive EUV mask making to production readiness. I also thank all the members of the program committee for their hard work in helping to make this year's conference a success through their efforts ranging from reviewing abstracts through chairing sessions. I owe a special thanks to my cochair M. Warren Montgomery for his help and hard work in making this year's conference a success. Our sponsors also deserve special thanks for their continued support of Photomask Technology especially this year when the norm for many elsewhere in the industry was to decrease or eliminate budgets related

to conference activities. The SPIE staff has my gratitude for their tireless efforts in organizing the conference and ensuring that things ran smoothly as well as their efforts to provide for a timely publication of these proceedings.

I hope you find the papers contained in this proceeding informative and helpful in your professional endeavors.

Larry S. Zurbrick

Thursday Special Session Schedule

Commodity or Technology? Sub-20nm Mask Making at Yet Another Crossroad*

Chairs: **M. Warren Montgomery**, College of NanoScale Science and Engineering (CNSE) and SEMATECH Inc. (United States); **Wolfgang Staud**, Applied Materials (United States)

Opening Remarks and Introduction

M. Warren Montgomery, College of NanoScale Science and Engineering (CNSE) and SEMATECH Inc. (United States); **Wolfgang Staud**, Applied Materials (United States)

Important mask technology questions were addressed:

Is it possible to reach 100% yield with low mask order volume? Can mask users and mask makers work together to reach the point where there is enough product to deliver high yield at a reasonable cost? There is a TARP (Troubled Assets Relief Program) for the banking industry; is there a TMMRP (Troubled Mask Maker Relief Program) for the mask maker? These and other exciting topics were discussed by some of the mask industries best and brightest.

Panelists:

Naoya Hayashi, Dai Nippon Printing Company, Ltd. (Japan)

Franklin D. Kalk, Toppan Photomasks, Inc. (United States)

Brian J. Grenon, Grenon Consulting, Inc. (United States)

Mark Wagner, Applied Materials, Inc. (United States)

Bruno Lafontaine, Globalfoundries (United States)

Chiang Yang, Intel Corporation (United States)

Greg Hughes, SEMATECH Inc. (United States)

Thomas R. Albrecht, Hitachi Global Storage Tech, Inc. (United States)

Chan-Uk Jeon, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)

Open Discussion

* For information about the BACUS technical group go to: www.SPIE.org/BACUSHome

Comparison of Lithographic Performance between MoSi Binary mask and MoSi Attenuated PSM.

Mitsuharu Yamana¹, Matthew Lamantia², Vicky Philipsen³, Shingo Wada¹,
Tatsuya Nagatomo¹, and Yoji Tonooka¹

¹Toppan Printing Co., Ltd., 7-21-33 Nobidome, Niiza-shi, Saitama 352-8562, Japan

²Toppan Photomasks Inc (USA), Kapeldreef 75 B-3001 Leuven, Belgium

³IMEC vzw, Kapeldreef 75 B-3001 Leuven, Belgium

Phone: +81-48-482-4828 FAX:+81-48-481-3672 e-mail:mitsuharu.yamana@toppan.co.jp

ABSTRACT

The mask error budget continues to shrink with shrinking DRAM half pitch and MPU gate size year by year. The ITRS roadmap calls for mask CDU to be cut in half by 2014^[1]. Both mask maker and mask user must take advantage of various mask properties, OPC strategies and resolution enhancement techniques to drive improvements. Mask material selection impacts both lithographic performance and mask manufacturability. In turn mask material properties and manufacturing techniques impact our ability to meet the technology roadmap. Studies have shown the advantages of polarized light^[2,3] as well as the impact of various mask materials on high NA lithography^[4]. In this paper we select the recently introduced binary mask material made from a MoSi absorber called Opaque MoSi On Glass (OMOG) for comparison with the conventional 6% att. PSM and 20% att. MoSi PSM. Through simulation and wafer prints, we optimized mask feature from viewpoint of MEEF and maximum exposure latitude (EL). The MoSi att. PSMs suffer from higher MEEF, which is attributed to the negative effect of TE polarization for mask duty cycle of 50% for 50 nm half pitch and below. Therefore a lower mask duty cycle is required for att. PSM to bring the MEEF performance back to acceptable levels. Experimental results confirm simulation results. As a result of the lower mask duty cycle, the att. MoSi PSMs exhibit poor Sub Resolution Assist Feature (SRAF) printability. On the contrary, the MoSi binary mask delivers both acceptable MEEF and acceptable SRAF printing performance. Moreover, we found that the mask structure impact of OMOG to wafer CD is smallest among three masks. OMOG gives the best combination of lithographic performance and delivery compared to the MoSi att. PSMs.

Keywords: MoSi binary mask, OMOG, 6% attenuated PSM, 20% attenuated PSM, Double patterning

1. INTRODUCTION

Since the introduction of 193nm lithography, the 6% att. PSM mask has been the standard material for critical layers. Now with the development phase for 32nm and 22nm nodes well underway, we see that lithography conditions are much different from the initial introduction of 193nm lithography. The increase in NA, the adoption of immersion lithography and the use of polarized light make it interesting and meaningful to compare lithographic performance between binary and att. PSM masks.

MoSi binary mask called Opaque MoSi On Glass (OMOG) has been developed^[5]. A thin Cr is used as a hard mask to minimize loading effects^[5]. The thin hard mask enables us to reduce resist thickness. This in turn improves resolution capability. Moreover it was reported that exposure latitude (EL) and MEEF of OMOG was better than Cr binary mask^[5]. Then OMOG was focused as a binary mask. In addition to the OMOG (binary) and 6% att. PSM, we also evaluated a 20% att. PSM to investigate the impact of att. PSM transmission on lithographic performance.

Lithographic performance of OMOG, 6% att. PSM and 20% att. PSM in both bright field and dark field was simulated. Firstly we optimized mask feature at minimum pitch from viewpoint of maximum EL and Mask Error Enhancement Factor (MEEF). The resulting optimized mask features were different among three masks. We believe that the observed differences in optimal mask bias between materials are attributed to the differences in the degree of polarization induced by each material.

Generally, Sub Resolution Assist Feature (SRAF) use is an indispensable technique to provide adequate depth of focus (DOF) for larger pitches on layers with lithography settings that are optimized for denser pitches. But SRAF width will

be critical issue with shrinking design rule. Next we investigated the impact of the optimized mask feature size on through pitch performance that includes the use of SRAF. SRAF printability between materials and across various pitches through simulation and experimental wafer results were compared. Wafer CD error was estimated to decide which mask was best. Finally, mask cycle time to further differentiate the mask materials were compared.

2. SIMULATION AND EXPERIMENTAL CONDITION

Lithographic performance of line and space such as MEEF, maximum EL and depth of focus (DOF) was calculated with rigorous simulation. Prolith version 11 (KLA Tencor) using Maxwell Simulation Mode and a 3D mask structure was selected for all simulations. Structures from half pitch (hp) 60 nm to hp 22 nm were simulated. Table 1 summarizes the lithographic condition of each hp.

hp(nm)	60	50	45	40	38	38	32	22
Exposure Method	Single Exposure						Double Patterning	
Actual hp(nm)	60	50	45	40	38	38	64	44
NA	1.2	1.35					1.1	1.35
Illumination	Annular	cQuad				Dipole	Annular	cQuad
Outer σ	0.85	0.85	0.85	0.98	0.98	0.98	0.85	0.98
Inner σ	0.65	0.65	0.65	0.81	0.81	0.83	0.65	0.81
Blade Angle($^{\circ}$)		30	20	20	20	40		20

Table 1. Exposure method and optical conditions.

NA was increasing with shrinking hp. An annular illumination type was selected for hp 60nm. However, cQuad illumination was selected for 50nm hp and below to obtain higher resolution capability. As for hp 38nm, dipole illumination setting was also used because hp 38nm was considered to be severe for single exposure. CD target on wafer was basically equal to hp. Generally resolution limitation was defined in Equation (1)^[6];

$$\text{Resolution Limit} = \lambda / 4NA = \text{hp } 35.7 \text{ nm} \quad (1)$$

Based on Eq. 1, the resolution limit is 35.7nm hp when λ is 193nm and NA is 1.35. Therefore double patterning is required to achieve hp 32nm and hp 22nm. The final target pitch is doubled for each lithography step in double patterning. Thus, the actual half pitch is two times larger than each hp. Wafer target CD was also optimized. Final target wafer CD could be achieved through etch slimming in bright field and certain shrinking techniques in dark field^[7,8]. MEEF, EL, and DOF were simulated. EL and DOF were calculated based on $\pm 10\%$ CD variations.

SRAF width for isolated patterns was evaluated. Isolated pattern was defined as follows;

$$\text{Isolated pitch} = (\text{Anchor pattern pitch} + 10 \text{ nm}) \times 5 \quad (2)$$

Anchor pattern is the dense line and space pattern for each hp. Two SRAFs were placed beside main pattern. The pitch between main pattern and SRAF and the pitch between the two SRAFs was the anchor pattern pitch plus 10nm. Target wafer CD was hp plus 10nm in dark filed. This takes into consideration the CD shift between resist CD and etch CD. The large as possible SRAF that show good printing performance was chosen. SRAF printability was evaluated over a $CD \pm 15\%$ process window. The DOF of the isolated pattern was compared for each material. Next we estimated CD error on wafer. We assumed $\pm 1\%$ as exposure dose variation and $\pm 2 \text{ nm}$ as mask global CD error and quartz depth variation. Finally, the impact of mask quartz depth variations on printed CD was also simulated. Experiments to confirm the simulation results were run using the ASML XT:1900i for both hp 45nm and hp 40nm conditions. Optical conditions were matched with simulation settings. MEEF and maximum EL between experiment and simulation was compared. SRAF printability was also demonstrated experimentally. SRAF rule is shows in table 2.

Pitch Range (nm)	SRAFs	Selected Pitches (nm)
Minumum Pitch	No	90
Mid Range	No	100-150
Mid Range	Yes	180-190
200's	Yes	240-270
400's	Yes	400-480

Table 2. Pitch ranges for through pitch evaluation.

3. SIMULATION RESULTS

3.1 Maximum EL and MEEF of hp 45nm

At first we optimized mask feature from the viewpoint of maximum EL and MEEF. Figure 1 shows the maximum EL and MEEF as a function of mask feature (x1) for 45nm hp. For bright field features the flat part of the OMOG MEEF curve extends just beyond a 45nm mask feature or 50% duty cycle (DC). The OMOG maximum EL peak occurs beyond this point of the steeper part of the MEEF curve. Thus, we selected an optimized mask feature around 50% duty cycle for OMOG which occurs on the flat part of the MEEF curve. The flat part of the PSM MEEF curve occurs at a lower duty cycle. Here we choose 35nm mask feature for the 6% att. PSM and a 30nm mask feature for the 20% att. PSM respectively.

The tendency of dark field is the reverse of bright field. Again we find that a 45nm mask feature is optimal for OMOG while a 55nm mask feature is optimal for the 6% and 20% PSM masks. Table 3 contains a summary of the optimized mask features used in our simulations.




Figure 1 Maximum exposure latitude and MEEF as a function of mask feature size: dots represent optimized mask feature.

	OMOG	6% PSM	20% PSM
Bright Field	45	35	30
Dark Field	45	55	55

Table 3. Optimized mask feature size (nm).

3.2 Degree of polarization

Polarized illumination leads to an increase in contrast for hyper-NA immersion lithography^[3]. All the components within the optical path, including the mask, must be compatible with this resolution enhancement technique. In order to explain the reason why the optimized mask features are different among three masks, the degree of polarization (DOP) was simulated. DOP is defined as follows:

$$DOP = (I_{TE} - I_{TM}) / (I_{TE} + I_{TM}) \quad (3)$$

Figure 2 shows DOP through mask feature for the OMOG and PSM masks. The more positive DOP the larger amount of TE polarized light. Conversely the more negative the DOP the larger amount of TM polarized light. TE polarized light is preferred over TM polarized light for imaging^[9]. OMOG has less effect on degree of polarization through mask feature than either PSM masks. The PSM masks tend to result in TM polarized light (more negative DOP). For the PSM masks, the mask feature size where 0th order DOP starts to decrease rapidly corresponds to the rapid decline predicted for maximum EL and increase in MEEF shown in Figure 1. PSMs have the effect of stronger TM polarization at higher duty cycles. This is considered to be the reason for the deterioration in EL and MEEF for the PSM higher DC for bright field.





Figure 2 DOP through mask feature.

3.3 Expansion of EL and MEEF evaluation to various half pitch features.

Evaluation to different hp from 60nm to 22nm was expanded. Figure 3 shows maximum EL and MEEF through mask feature for various hp. The illumination conditions for the various half pitches are shown in Table 1.

For bright field features the optimized mask feature for OMOG shifts to higher duty cycles for the 60nm hp as shown in Figure 3. We observed similar shift away from 50% DC but in the opposite direction for the dark field features. We also see for the hp 60nm that the optimal mask feature for the 6% & 20% att. PSM shift towards lower duty cycles for bright field and higher duty cycle for dark field. The same tendency was seen for hp 50nm. As for 40nm hp and below, the optimal mask feature for OMOG is around 50% duty cycle. The optimal mask feature for 6% and 20% PSM continue to shift to small duty cycles for bright field and larger duty cycles for dark field. This trend is observed for both cQuad and dipole illumination.






Figure 3 Maximum exposure latitude and MEEF as a function of mask feature size: dots represent optimized mask feature.

An ultimate resolution limitation is considered to be hp 35.7nm for NA1.35. We simulated lithographic performance of hp 32nm and 22nm with double patterning technique. The actual hp is 2 times larger than the final hp. But it seems to be difficult that we make CD target on wafer hp. Typically a wafer CD shrink technique such as etch slimming in bright field and shrinking in dark field can be used to adjust litho CD targets to final CD targets. We attempt to optimize both wafer CD and mask feature simultaneously. Figure 4 shows the dependence of MEEF, maximum EL and DOF on wafer CD and mask feature for the 32nm hp bright field case. The horizontal axis shows mask feature while the vertical axis shows the wafer CD. The actual pitch is 128nm. The optimum wafer CD for all masks is around 52nm because the DOF is at a maximum. The optimal mask feature was selected based on MEEF and maximum EL. Figure 5 shows dark field case. Here a 72nm wafer CD was selected for the dark field case. The optimized wafer CD in dark field is larger than that in bright field. Figure 6 shows hp 22nm bright field case. The actual pitch is 88nm. Here we see that the optimal wafer CD and mask CD are different for all three masks. For OMOG we choose a 34nm wafer CD with a 48nm mask feature. The optimum combination for 6% att. PSM is 36nm wafer CD and a 36nm mask feature. The 20% att. PSM requires a 42 nm wafer CD with a 30nm mask feature. Figure 7 shows dark field case of hp 22nm. We decided 52nm wafer CD is optimized value. We also optimized mask feature from viewpoint of MEEF and maximum EL.




Figure 4 MEEF, max. EL and DOF through mask feature on hp 32nm in bright field: dots represent optimized mask feature.




Figure 5 MEEF, max. EL and DOF through mask feature on hp 32nm in dark field: dots represent optimized mask feature.




Figure 6 MEEF, max. EL and DOF through mask feature on hp 22nm in bright field: dots represent optimized mask feature.




Figure 7 MEEF, max. EL and DOF as through mask feature on hp 22nm in dark field: dots represent optimized mask feature.

3.4 Lithographic performance

Figure 8 shows duty cycle of each hp for bright field and dark field. The order of higher DC for bright field features was OMOG, 6% att. PSM and 20% att. PSM. On the contrary, the order in dark field was 20% att. PSM, 6% att. PSM and OMOG. DC of OMOG was around 50% except hp 60nm in both bright field and dark field and hp 32nm in bright field.




Figure 8 Duty Cycle: 38D represents hp 38nm with dipole illumination.

MEEF is shown in Figure 9. MEEF of hp 38nm with cQuad illumination is very large. Even with dipole illumination, the MEEF is larger than other hp. The MEEF for the 20% att. PSM shows higher MEEF for hp 40nm and below when it is compared to the other materials. The MEEF for OMOG is comparable with 6% att. PSM across the entire range. Figure 10 shows maximum EL. Maximum EL shrinks with decreasing hp. The maximum EL for PSMs is slightly larger than for OMOG. The DOF, shown in Figure 11, is calculated based on 5% EL. The DOF differences are very small between the three masks. On the other hand, there is big difference between hp 50nm and hp 45nm due to the same NA used for both cases. We could not obtain hp 38 nm DOF with cQuad illumination. It can be said that cQuad is not practical use on hp 38nm. Contrarily, wide DOF was obtained with dipole illumination.




Figure 9 MEEF on various hp: 38D represents hp 38nm with dipole illumination.




Figure 10 Maximum EL ($CD \pm 10\%$) on various hp: 38D represents hp 38nm with dipole illumination.




Figure 11 DOF of dense line of 5% exposure latitude on various hp: 38D represents hp 38nm with dipole illumination.

3.5 Sub Resolution Assist Feature (SRAF) width

Figure 12 shows the optimized SRAF width (4x) for an isolated pattern. In bright field, the SRAF width for OMOG is comparatively large. In spite of hp 38nm, SRAF width is larger than 60nm (15nm:1x). However, SRAF width of PSMs is less than 40nm (10nm:1x) on hp 40nm and 38nm. The small SRAF widths impact mask manufacturability. Both CD accuracy and pattern collapse during processing are concerned. It can be said that large SRAF width is benefit of OMOG. Although the required SRAF width for dark field structures is smaller for OMOG than PSM, the assist feature slots are slightly larger and are not as impacted by pattern collapse. The reason is considered that MEEF of isolated pattern with SRAF in bright field is larger than that in dark field. Large MEEF induces comparatively large SRAF width. The minimum SRAF width of OMOG in dark field is about 100nm (25nm:1x). SRAF widths in the range of 100nm (25nm:1x) are well within the current mask manufacturing capability. The DOF for an isolated pattern with SRAF is shown in Figure 13. The difference among masks is very small. If we assume DOF specs are 0.1um, DOF of hp 40nm, 38nm and 22nm is out of specs.




Figure 12 Optimized SRAF width on various hp: printability was evaluated within process window.




Figure 13 DOF of isolated pattern with SRAF under the condition of EL 5%.

3.6 Quartz depth variation impact

Figure 14 shows the slope of wafer CD to quartz depth. The impact to wafer CD of quartz depth variation on OMOG is very small since there is no phase restriction. However, there is a significant impact of quartz depth variation observed for PSM. This is especially true for a 20% att. PSM. Small slope of OMOG is advantageous from viewpoint of CD control on wafer.




Figure 14 Quartz depth variation impact on wafer CD.

3.7 CD error on wafer

We estimated CD error on wafer caused by global mask CD error, quartz depth variation and exposure dose variation from simulation results. We assumed global mask CD error is $\pm 2\text{nm}$, quartz depth variation is $\pm 2\text{nm}$ and exposure dose variation is $\pm 1\%$. CD error on wafer is shown in Figure 15. As a result, the difference of CD error among three masks increases with decreasing hp. The CD error observed for the 20% att. PSM is very large for 45nm hp and below. This is primarily driven by the wafer CD sensitivity to quartz depth variation. CD error of OMOG is slightly smaller than 6% att. PSM. Small wafer CD error on wafer is one of benefits of OMOG.




Figure 15 CD Error on wafer estimated from MEEF, quartz depth variation, and exposure dose variation.

4. EXPERIMENTAL RESULTS

Figure 16 shows MEEF and maximum EL experimental results for OMOG material for bright field features. The difference between experimental results and simulation is relatively small. Thus, we believe that our simulation accuracy is high.




Figure 16 MEEF and maximum EL: dots represent experimental results and bars represent simulation.

We also evaluated SRAF printability for hp 45nm through pitch on wafer. Earlier we optimized the duty cycle for the hp 45nm for each material. Based on the required dose to size 45nm on wafer, we expanded our evaluation through pitch to included pitch ranges where SRAFs are required to maintain acceptable depth of focus. Figure 17 shows the wafer results for the lower duty cycle (39% DC) 6% att. PSM case, the 1:1 (50% DC) OMOG case and the 1:1 (50% DC) 6% att. PSM case. The SRAF size and mask bias was configured to target 45nm on wafer with the required dose to size. The minimum SRAF used was around 80nm at 4X.

Earlier we showed that both the 6% and 20% att. PSM show improved MEEF performance at lower duty cycles for hp 45nm bright field structures. However, when we try to expand the optimized setting through pitch for the 6% att. PSM we find that these settings result in poor SRAF printability. We also show that shifting to a higher duty cycle (50% DC) for hp 45nm improves printing performance for the 6% att. PSM. However, under these conditions, we expect a higher MEEF at the minimum pitch for hp 45nm due to the negative effects from polarization. There is trade off between MEEF and SRAF printability for the att. PSM. On the contrary, the OMOG gives the best combination of SRAF printability and lower MEEF.




Figure 17 Experimental results of SRAF printability through pitch: red color represents that SRAF is printed, green color represents that SRAF is not printed through process window.

5. MASK CYCLE TIME

Mask cycle time continues to be a critical factor for many mask users. We estimated mask cycle time for each material in Figure 18. The cycle time for the two PSMs is comparatively larger. Especially, the cycle time of 20% att. PSM is true because of additional quartz etching. The OMOG enjoys a smaller cycle time due the shorter process procedures. Specifically a second write is required for the PSM but not for the OMOG. Moreover, OMOG benefits from reduced inspection frequency. Overall, the OMOG mask cycle time is almost 20% faster compared to the 6% att. PSM.




Figure 18 Manufacturing TAT: mask material OMOG, 6% att. PSM, 20% att. PSM

6. CONCLUSION

We compared lithographic performance such as MEEF, EL, DOF and SRAF printability between OMOG, 6% att. PSM and 20% att. PSM. We showed that the various materials can deliver similar lithographic performance for both bright and dark field structures for hp 45 nm and below if the mask duty cycle is optimized. However, only the OMOG delivers good lithographic performance at the densest pitches and acceptable SRAF printing at the larger pitches. An evaluation of factors that impact CD uniformity shows that the att. PSM masks are more susceptible to variations in quartz etch depth control. Finally the OMOG enjoys a 20% shorter mask cycle time due to the reduced processing content. We concluded OMOG is promising as a mask for both single exposure and double patterning in bright field and dark field.

REFERENCES

- [1] International Technology Roadmap for Semiconductors 2008 Edition: Lithography.
- [2] K. Adam, W. Maurer, "Polarization Effects in Immersion Lithography", Proceedings of SPIE Vol. 5377 2004.
- [3] J.Kye, G. McIntyre, Y.Norihiro, H. Levinson, "Polarization aberrations analysis in optical lithography", Proc. SPIE Vol. 6154 2006.
- [4] R. Schenker, W. Chen, G. Allen, "The MEEF NILS divergence for low k1 lithography", Proc. SPIE 6730, 2007.
- [5] T.Konishi, Y.Kojima, H.Takahashi, M.Tanabe, T.Haraguchi, M.Lamantia, Y.Fukushima, Y.Okuda, "MoSi absorber photomask for 32 nm in photomask making", Proc. SPIE 7028, 2008.
- [6] C. Mack, "Fundamental Principles of Optical Lithography"
- [7] Y.Kang, S.G.Woo,S.J.Choi, et al., "Development of resists for thermal flow process applicable to mass production", Proc. SPIE 4345, 2001.
- [8] T.Kanda, H.Tanaka, Y.Kinoshita, et al., "Aadvanced microlithography process with chemical shrink technology", Proc, SPIE 3999, 2000.
- [9] J. Kye, G. McIntyre, Y. Norihiro, H. Levinson, "Polarization aberration analysis in optical lithography systems", Proc, SPIE Vol. 6154, 2006.

MAPPER: HIGH THROUGHPUT MASKLESS LITHOGRAPHY

V. Kuiper, B.J. Kampherbeek, M.J. Wieland, G. de Boer, G.F. ten Berge, J. Boers, R. Jager, T. van de Peut, J.J.M. Peijster, E. Slot, S.W.H.K. Steenbrink, T.F. Teepe, A.H.V. van Veen

MAPPER Lithography B.V., Computerlaan 15, 2628 XK Delft, The Netherlands

E-mail address: v.kuiper@mapperlithography.com

ABSTRACT


Maskless electron beam lithography, or electron beam direct write, has been around for a long time in the semiconductor industry and was pioneered from the mid-1960s onwards. This technique has been used for mask writing applications as well as device engineering and in some cases chip manufacturing. However because of its relatively low throughput compared to optical lithography, electron beam lithography has never been the mainstream lithography technology. To extend optical lithography double patterning, as a bridging technology, and EUV lithography are currently explored. Irrespective of the technical viability of both approaches, one thing seems clear. They will be expensive [1].

MAPPER Lithography is developing a maskless lithography technology based on massively-parallel electron-beam writing with high speed optical data transport for switching the electron beams. In this way optical columns can be made with a throughput of 10-20 wafers per hour. By clustering several of these columns together high throughputs can be realized in a small footprint. This enables a highly cost-competitive alternative to double patterning and EUV alternatives. In 2007 MAPPER obtained its Proof of Lithography milestone by exposing in its Demonstrator 45 nm half pitch structures with 110 electron beams in parallel, where all the beams were individually switched on and off [2].

In 2008 MAPPER has taken a next step in its development by building several tools. A new platform has been designed and built which contains a 300 mm wafer stage, a wafer handler and an electron beam column with 110 parallel electron beams. This manuscript describes the first patterning results with this 300 mm platform.

Keywords: Maskless lithography, MAPPER, exposure results

1. INTRODUCTION



Writing time for 26 x 33 mm (incl. overhead)	2.5 sec + 2.5 sec for redundancy
Nr of beams	13,000
Gray levels	Black/white
Grid	2.25 nm
Data rate	7.5 GHz per channel
Spot size	< 25 nm
Deflection frequency	6 MHz
# of electrons per CD element	4,000
Resist sensitivity	30 $\mu\text{C}/\text{cm}^2$
Current	150 μA \rightarrow 13 nA / beam
Acceleration voltage	5 kV
Stage passes per field	1
Resist	Bi / tri -layer

Figure 1 Schematic of MAPPER’s massively parallel electron beam concept

The MAPPER electron optics consists of a single high brightness cathode gun in space charge limit. An electrostatic collimator lens is used to create a collimated beam, see Figure 1. After the collimator the single beam is split up into 13,000 beams by the aperture array. After the aperture array the beamlets are focused by the condenser lens array in the intermediate focus plane. In this plane the beam blaster array is placed that can deflect each individual beam away from a clear aperture on the beam stop array to stop the electrons and switch off the beam at the wafer. After the beam stop array the beams are demagnified by the projection lens array and focused in the wafer plane. A deflector array is positioned between the beam stop array and the projection lens array to scan the beams over a range of 2 μm perpendicular to the wafer stage movement at a frequency of 6 MHz with a positioning accuracy of 1 nm.

In MAPPER’s current machine the optics contains 110 electron beams and the targeted resolution is 45 nm half pitch, see Figure 2.




Figure 2 Overview of MAPPER’s optics column (left) and an individual projection lens array (right)

2. EXPLANATION EXPOSURE SEQUENCE




Figure 3 The arrangement of the 110 beams on the left, each exposing 130 μm x 150 μm area which is divided in 3 μm x 3 μm patterns

The exposures shown in this manuscript are static exposures. An x- and an y- deflector are used to expose 110 times an area of $3\ \mu\text{m} \times 3\ \mu\text{m}$ with all the beams simultaneously. Then the wafer stage steps $5\ \mu\text{m}$ to a new position and 110 new $3\ \mu\text{m} \times 3\ \mu\text{m}$ areas are exposed. This is repeated 252 times resulting in 252×110 or 27,720 exposed patterns. Finally 110 SEM-markers are exposed. For every beam the 252 ($3\ \mu\text{m} \times 3\ \mu\text{m}$) fields can contain different patterns, dose or focus settings.

The resist that is used in these exposures is 50 nm HSQ (negative) on top of a PMMA bottom layer. From Figure 4 it is clear that all beams print.




Figure 4 Overview of 110 isolated, 45 nm dot patterns exposed simultaneously

Full SEM analysis of all patterns for 110 beams is highly time consuming and therefore MAPPER has chosen for this manuscript to only inspect eleven, randomly selected beams : B2, B5, B6, B8, C2, E9, F8, G6, H2, K9 and K10.

3. EXPOSURE RESULTS

Examples of exposures are 45 nm dense lines, both horizontal and vertical lines and 45 nm dense dots. All three exposures were exposed on the same wafer.




Figure 5 45 nm dense vertical lines for the eleven selected beams




Figure 6 45 nm dense horizontal lines for the eleven selected beams




Figure 7 45 nm dense dots for the eleven selected beams

For analysis of CD/CDu, for each $3\ \mu\text{m} \times 3\ \mu\text{m}$ area five $0.47\ \mu\text{m} \times 0.47\ \mu\text{m}$ squares are drawn. Within each square, the line width is sampled at 3.6 nm intervals. The average of all line widths within a square is taken as the CD for that square. This results in the required 5 measurement points for each pattern. The average of the 5 measurement points is the CD for that pattern for that particular beam. The average over all 11 CD's for all beams is the CD for that pattern. The 3σ value of the 11 CD values is the CDu.

The result for the three patterns shown above is as shown in Table 1.

Table 1 Exposure analysis results

Pattern	CD [nm]		CD Mean -to-target [nm]	CDu [nm]
	Measured	Target	Measured	Measured
Dots dense	43.4	45.0	1.6	2.5
Horizontal dense	42.8	45.0	2.2	1.9
Verlines-dense	44.9	45.0	0.1	2.8

4. CONCLUSIONS

MAPPER has built its 300 mm platform based on 110 parallel electron beams in 2008. First exposures at 45 nm half pitch resolution have been performed and analyzed. On the same wafer it is observed that all beams print and based on analysis of 11 beams the CD for the different patterns is within 2.2 nm from target and the CD uniformity for the different patterns is better than 2.8 nm.

REFERENCES

- [1] B. J. Lin, presentation Sematech Lithography workshop 2008, Bolton Landing
- [2] E. Slot et al., Proc. of SPIE Vol. 6921, 69211P, (2008)

