Increasing memory array sizes and low operating voltages in modern ICs expose the IC to extremely low failure rates of
single memory cells. The failure probability is affected by variations in the process of IC fabrication, which yield varying
transistor parameters. This may cause an erratic certification of designs that may have a low production yield.
VARAN relies on analytical methods that yield controlled precision calculations involving a minimum of circuit
simulation. Furthermore, VARAN is equipped with a built-in sensitivity analysis mechanism that can guide the designer
as to which parameters are significant for robust design. The flow starts by setting a circuit simulation infrastructure.
Each simulation returns a value of fail or pass for a given set of circuit parameters (i.e. transistor size) and environmental
parameters. The probability of failure is calculated by integration over the design parameter space.
VARAN uses a novel response surface modeling (RSM) to reduce the number of simulations that are needed for low
probability calculations. The RSM relies on an adaptive fitting, which is capable of modeling intricate behaviors which
require many parameters using ordinary polynomial modeling, with a minimal number of terms. VARAN was tested over
synthetic and real circuit data yielding extremely low failure probabilities.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.