SEM-based imaging techniques play a strong role in logic semiconductor manufacturing metrology. SEM-based detection techniques have, historically, played a lesser role in inspection, where the objective is defect detection and not imaging. Electron beam inspection (EBI) has seen adoption to monitor systematic defects, with modest area coverage requirements, but it has not been adopted to drive final yield ramp nor for high volume line control due to area coverage challenges at reasonable throughputs. Full logic, yield ramp requires detecting and reducing defect levels from 10^10 per square centimeter levels down to 10^-2. Line control requires measuring enough area to detect excursions from a 10^-2 defects per square centimeter baseline in a factory starting tens of thousands of wafers per month. This first section of this paper reviews the area scaling challenges in detail, stressing the innovation and creativity required to scale SEM as the brute force methods employed by traditional optical inspection systems are not available for EBI. The second section of the paper reviews the design parameter palette available to the EBI developers. The design decisions involving these parameters are mapped to logic yield applications, and the opportunities for future throughput scaling, and more extensive yield ramp and control support, are discussed.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.