The ecomony scale of return for semiconductor wafers can be attributed to 2 factors i.e.1) number of systems that is
crammed onto a wafer and 2) substitution of precious metal (Au) to other material for the wafer backmetal. Any of these
2 changes will be a major challenge to semiconductor wafer dicing yield. Crack die with a random order is a great myth
to be dicovered. In this study, Moire Techniques is being adopted to perform the upfront analysis on the crack die to
minimize the yield loss during dicing process. In this study we focus and to corellate 3 different wafers with different
size (5", 6" and 8") and backmetal (bare silicon, Au and AuX). The effect of the backside metallization to the die
strength has been numerically and experimentally investigated. These results obtained is being made to optimise the
dicing method to obtain a homogenous stresses across the wafer.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.