Paper
5 November 2020 Acceleration of convolution layer in FPGA of infrared target detection algorithm
Ren-hao Cai, Li-quan Song, Peng Li, Bing-tong Zhang
Author Affiliations +
Proceedings Volume 11563, AOPC 2020: Infrared Device and Infrared Technology; 115630O (2020) https://doi.org/10.1117/12.2580137
Event: Applied Optics and Photonics China (AOPC 2020), 2020, Beijing, China
Abstract
The application scene of convolution neural network is more and more extensive, which can be migrated to infrared field. A convolutional layer accelerator is designed on the FPGA to meet the needs of miniaturization and low power consumption of embedded devices. The author reduces the model about 4 times by low-bit quantization,reduces the invalid calculations through padding processing,improves computing efficiency through data flow and parallel computing, effectively reduces the computation time of the convolution layer. Ultimately, taking the SSD algorithm as an example in the FPGA, the author reduces the calculation time to about one tenth of the cpu calculation time. At the same time, the decrease degree of the macro detection result mAP50(mean average precision) caused by quantification is within 3%, and the decrease degree of detection rate and false alarm rate is within 1%.
© (2020) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ren-hao Cai, Li-quan Song, Peng Li, and Bing-tong Zhang "Acceleration of convolution layer in FPGA of infrared target detection algorithm", Proc. SPIE 11563, AOPC 2020: Infrared Device and Infrared Technology, 115630O (5 November 2020); https://doi.org/10.1117/12.2580137
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Convolution

Field programmable gate arrays

Detection and tracking algorithms

Infrared radiation

Target detection

Infrared detectors

Quantization

Back to Top