Paper
4 March 2024 Realization of regex expression matching algorithm based on list storage
Haoming Liu, Lu Sun, Shaofeng Dong, Enlin Zhang, Wei Hu, Jinsong Zhan
Author Affiliations +
Proceedings Volume 12981, Ninth International Symposium on Sensors, Mechatronics, and Automation System (ISSMAS 2023); 129815T (2024) https://doi.org/10.1117/12.3014985
Event: 9th International Symposium on Sensors, Mechatronics, and Automation (ISSMAS 2023), 2023, Nanjing, China
Abstract
Regular expression matching based on FPGA has been widely used in many fields due to its high efficiency. However, FPGA hardware resources are limited, so it is necessary to optimize the utilization of circuit resources by minimizing the number of components and memory resources. When the regular expression has repeated qualification rules and range matching rules, the syntax tree generated by Mcnaughton’s MY algorithm is too long, resulting in the mapped circuit structure being too complex. An improved algorithm based on list storage is presented, which can effectively solve the resource waste caused by repeated qualification and range-matching rules. The implementation process of the MY algorithm was initially introduced in this paper, and the stored table algorithm was proposed. Subsequently, the circuit mapping algorithm was extended, and the accuracy and resource consumption of the algorithm was simulated using the Vivado platform. It is indicated by the results that the resource consumption caused by the repeated constraint rule “{}” and the range matching rule “[]” can be effectively reduced by the list storage algorithm, with the most resource-saving rule achieving up to 95% resource savings.
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Haoming Liu, Lu Sun, Shaofeng Dong, Enlin Zhang, Wei Hu, and Jinsong Zhan "Realization of regex expression matching algorithm based on list storage", Proc. SPIE 12981, Ninth International Symposium on Sensors, Mechatronics, and Automation System (ISSMAS 2023), 129815T (4 March 2024); https://doi.org/10.1117/12.3014985
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Field programmable gate arrays

Logic

Computer simulations

Computer intrusion detection

Device simulation

Computer networks

Mathematical optimization

RELATED CONTENT

Smart Altera firmware for DSP with FPGAs
Proceedings of SPIE (April 09 2007)
Acceleration of AO simulation using programmable logic
Proceedings of SPIE (June 28 2006)
VirtexDS: a Virtex device simulator
Proceedings of SPIE (October 06 2000)
FPGA implementation of image component labeling
Proceedings of SPIE (August 26 1999)
TANDI: threat assessment of network data and information
Proceedings of SPIE (April 18 2006)

Back to Top