Paper
15 September 1993 Spin on glass (SOG) etch-back planarization process: an industrial solution for 0.5-μm CMOS TLM technology
Pascale Molle, H. Ullmann, B. Gros, P. Fugier, O. Demolliens
Author Affiliations +
Abstract
A SOG/etch-back process has been developed in order to be compatible with a 0.5 micrometers triple level metal technology with plugged vias. Four SOG are compared in terms of planarization level after coating but also after etch-back. The etching process is studied in order to reach the low selectivities required to compensate the microloading effects of patterned wafers. The compromise between high planarization level and low surface roughness is obtained by adjusting selectivity and etching time. Planarization level and complete SOG consumption, required to avoid vias poisoning, can be controlled by measuring TEOS1 consumption after etch-back. Vias and metal yield are measured on different topographies. Results illustrate the planarization efficiency.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Pascale Molle, H. Ullmann, B. Gros, P. Fugier, and O. Demolliens "Spin on glass (SOG) etch-back planarization process: an industrial solution for 0.5-μm CMOS TLM technology", Proc. SPIE 2090, Multilevel Interconnection: Issues That Impact Competitiveness, (15 September 1993); https://doi.org/10.1117/12.156515
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Metals

Surface roughness

Dielectrics

Annealing

CMOS technology

Coating

RELATED CONTENT


Back to Top