Paper
16 September 1994 Real-time motion compensating TV-to-HDTV converter
Martin Hahn, Stefan Wolf, Maati Talmi, Michael Karl
Author Affiliations +
Proceedings Volume 2308, Visual Communications and Image Processing '94; (1994) https://doi.org/10.1117/12.185946
Event: Visual Communications and Image Processing '94, 1994, Chicago, IL, United States
Abstract
This paper describes the realization of a TV interlaced to HDTV interlaced real time format converter for studio applications. The conversion is performed by motion compensated 3D- interpolation. The estimation of motion is based on hierarchical blockmatching. Reliability checking of motion vectors is applied to achieve high picture quality. Furthermore various picture classification algorithms are utilized to improve the reliability of motion vectors. This format converter has been developed using field programmable gate arrays, digital signal processors and specially designed VLSI-chips for reduction of hardware amount. These VLSI- chips have been realized as semicustom and fullcustom chips. Besides employment within the format converter they are suitable for various applications in video processing.
© (1994) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Martin Hahn, Stefan Wolf, Maati Talmi, and Michael Karl "Real-time motion compensating TV-to-HDTV converter", Proc. SPIE 2308, Visual Communications and Image Processing '94, (16 September 1994); https://doi.org/10.1117/12.185946
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Reliability

Digital signal processing

Motion estimation

Clocks

Signal processing

Array processing

Video

RELATED CONTENT

Design of a system based on DSP and FPGA for...
Proceedings of SPIE (August 20 2013)
Design methodology for programmable video signal processors
Proceedings of SPIE (January 17 1997)
Real time image processing system
Proceedings of SPIE (February 19 2008)
PCI-based WILDFIRE reconfigurable computing engines
Proceedings of SPIE (October 21 1996)
High-speed DSP low-light-level video processing system
Proceedings of SPIE (August 30 2002)

Back to Top