Paper
28 May 2004 Integrated OPC approach to line-end shortening effects on the photomask and silicon levels for ArF attenuated PSM lithography
Author Affiliations +
Abstract
Line end shortening (LES) effects and their corrections for ArF attenuated phase shift mask (PSM) technology toward 65 nm node, both in photomask and wafer processes, have been investigated. From critical dimension (CD) measurements on photomasks, it was found that line end distance and line width are the relevant factors for line end deviations on clear field and dark field types, respectively. We confirmed that these mask errors can significantly be reduced by rule base process proximity effect correction (PPC). Subsequently we analyzed resist LES on wafers and found that resist LES shows a down slope in case line end distance is less than 200 nm. We also assessed mask error enhancement factor (MEEF) around line end. Line end MEEF for a clear field mask indicates 3.4 when line end distance is 80 nm. By examining the relation between line end rounding on photomask and corresponding resist LES, we confirmed line end area loss on photomask surely induced larger resist LES. Lastly, we have evaluated a new optical proximity effect correction (OPC) approach in which correction for mask errors is separated from wafer OPC calculation. It is confirmed that new integrated OPC is promising for improving LES.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Shunichiro Sato, Ken Ozawa, Mikio Katsumata, and Hidetoshi Ohnuma "Integrated OPC approach to line-end shortening effects on the photomask and silicon levels for ArF attenuated PSM lithography", Proc. SPIE 5377, Optical Microlithography XVII, (28 May 2004); https://doi.org/10.1117/12.533987
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Photomasks

Optical proximity correction

Semiconducting wafers

Lithography

Cadmium

Silicon

Critical dimension metrology

Back to Top