Paper
2 April 2014 Highly effective and accurate weak point monitoring method for advanced design rule (1x nm) devices
Jeongho Ahn, ShiJin Seong, Minjung Yoon, Il-Suk Park, HyungSeop Kim, Dongchul Ihm, Soobok Chin, Gangadharan Sivaraman, Mingwei Li, Raghav Babulnath, Chang Ho Lee, Satya Kurada, Christine Brown, Rajiv Galani, JaeHyun Kim
Author Affiliations +
Abstract
Historically when we used to manufacture semiconductor devices for 45 nm or above design rules, IC manufacturing yield was mainly determined by global random variations and therefore the chip manufacturers / manufacturing team were mainly responsible for yield improvement. With the introduction of sub-45 nm semiconductor technologies, yield started to be dominated by systematic variations, primarily centered on resolution problems, copper/low-k interconnects and CMP. These local systematic variations, which have become decisively greater than global random variations, are design-dependent [1, 2] and therefore designers now share the responsibility of increasing yield with manufacturers / manufacturing teams. A widening manufacturing gap has led to a dramatic increase in design rules that are either too restrictive or do not guarantee a litho/etch hotspot-free design. The semiconductor industry is currently limited to 193 nm scanners and no relief is expected from the equipment side to prevent / eliminate these systematic hotspots. Hence we have seen a lot of design houses coming up with innovative design products to check hotspots based on model based lithography checks to validate design manufacturability, which will also account for complex two-dimensional effects that stem from aggressive scaling of 193 nm lithography. Most of these hotspots (a.k.a., weak points) are especially seen on Back End of the Line (BEOL) process levels like Mx ADI, Mx Etch and Mx CMP. Inspecting some of these BEOL levels can be extremely challenging as there are lots of wafer noises or nuisances that can hinder an inspector’s ability to detect and monitor the defects or weak points of interest. In this work we have attempted to accurately inspect the weak points using a novel broadband plasma optical inspection approach that enhances defect signal from patterns of interest (POI) and precisely suppresses surrounding wafer noises. This new approach is a paradigm shift in wafer inspection by leveraging systematic defect locations for high sensitivity inspection, thereby enhancing the discovery and monitoring of yield-limiting defects at traditional optical inspection throughput.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jeongho Ahn, ShiJin Seong, Minjung Yoon, Il-Suk Park, HyungSeop Kim, Dongchul Ihm, Soobok Chin, Gangadharan Sivaraman, Mingwei Li, Raghav Babulnath, Chang Ho Lee, Satya Kurada, Christine Brown, Rajiv Galani, and JaeHyun Kim "Highly effective and accurate weak point monitoring method for advanced design rule (1x nm) devices", Proc. SPIE 9050, Metrology, Inspection, and Process Control for Microlithography XXVIII, 905018 (2 April 2014); https://doi.org/10.1117/12.2046651
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Inspection

Semiconducting wafers

Manufacturing

Modulation

Electronic design automation

Lithography

Optical inspection

Back to Top