Data center IP traffic is doubling every 2.5 years, driving the need to scale connectivity bandwidth on a similar cadence. At higher data rates the electrical link reach shrinks but energy efficiency does not improve significantly. Co-packaging optics close to ASICs enables data throughput scaling by reducing the SERDES power and hence overall power due to shorter electrical channels. Despite the advantages, co-packaging optics next to electronics can be challenging. This paper reviews Intel’s advancements in demonstrating industry’s first fully operational Silicon Photonic integrated circuit co-packaged with switch ASICs, describing in detail component level, integrated photonic integrated circuit (PIC) level, and transceiver module level design and performance.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.