Paper
4 March 2024 Architecture design of generic automatic test system runtime platform based on ATML
Feng Jia, Xiaohui Yang, Shilin Li, Jialu Cui, Bing Han, Guiying Zhang
Author Affiliations +
Proceedings Volume 12981, Ninth International Symposium on Sensors, Mechatronics, and Automation System (ISSMAS 2023); 129815L (2024) https://doi.org/10.1117/12.3014786
Event: 9th International Symposium on Sensors, Mechatronics, and Automation (ISSMAS 2023), 2023, Nanjing, China
Abstract
In this paper, an Automatic Test System runtime platform based on the ATML standard is designed and implemented. Firstly, the paper analyzes functions and internal relationship of the basic components of TPS based on ATML, and gives the parse method of TPS. Afterwards, the overall architecture design and functional division of the runtime platform were carried out. Realize the execution logic of the runtime platform by generating the Test Operation Tree and analyzing the test purpose of different Operation Type. Then, the software execution process during debugging control and simulation test is given, and finally the method of debugging information monitoring and persistence is explained. In addition, this paper introduces the resource allocation methods when calling the underlying test resources. By using the architecture described in this paper, the interchangeability and test efficiency of test programs can be improved.
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Feng Jia, Xiaohui Yang, Shilin Li, Jialu Cui, Bing Han, and Guiying Zhang "Architecture design of generic automatic test system runtime platform based on ATML", Proc. SPIE 12981, Ninth International Symposium on Sensors, Mechatronics, and Automation System (ISSMAS 2023), 129815L (4 March 2024); https://doi.org/10.1117/12.3014786
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Equipment

Design and modelling

Control systems

Logic

Data storage

Signal processing

Device simulation

Back to Top