This paper presents a simple methodology to estimate the impact of inversion layer quantization and polysilicon-gate depletion effects on ultra-thin silicon-dioxide gate dielectric. We have used process and device simulation to determine the physical oxide thickness from the measured capacitance data, and the corresponding effective gate oxide thickness at inversion was computed from the simulation data obtained with an without the quantum mechanical and polysilicon depletion effects. The simulation result indicate that the effective gate oxide thickness is significantly higher than the physically grown oxide thickness due to inversion layer quantization and polysilicon depletion effects. The increase in oxide thickness is strongly dependent on the supply voltage and is more than 0.6 nm at 1 V. We have also measured the gate- leakage current for the same devices with gate oxide thickness less than 3 nm. Our data also show that in order to maintain a leakage current >= 1 A/cm2 for 1 V operation, the effective gate oxide thickness must be >= 2.2 nm.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.