Mr. Owen Joyce Profile

Owen Joyce

Process Engineer at Analog Devices

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 2 June 2003 Paper

Yield improvement due to edge shot parameter optimization

Owen Joyce, James Thompson, Shane Geary

Proceedings Volume 5038, (2003) https://doi.org/10.1117/12.485013

KEYWORDS: Semiconducting wafers, Yield improvement, Inspection, Photomasks, Optical lithography, Photoresist materials, Modulation, Reticles, Metals, Photoresist processing

Read Abstract +

Modern photolithography uses wafer steppers to project the image of a given circuit layer from a reticle onto a photoresist-covered wafer. In the sub-wavelength exposure regime (where the imaging wavelength is greater than the feature being imaged) the wafer surface needs to be positioned within a few hundred nanometers of the stepper focal plane to maintain imaging fidelity. Since typical wafer surface flatness variation is far in excess of this, imaging is accomplished by continuously focussing on the wafer surface during the exposure operation. For 'edge shots', where the centre of the stepper field gets close to the wafer edge, the focussing challenge gets very severe due to increasing wafer flatness variation. The focussing position is determined from the top surface of the resist. However at the edge of the wafer the resist thickness is not uniform, due to effects of the wafer edge bead. This leads to errors in the correct focus offset value been picked to place the wafer surface position within a few hundred nanometers of the stepper focus plane. These variations have a direct impact on yield, especially in sub- wavelength processes, and effects a sizeable proportion of the wafer surface area. This paper describes the yield improvement activities under taken on an i-line 0.35um BiCMOS process. This work comprises of three main parts. The first area investigated, was the changing resist thickness profile at the edge of the wafer.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years